1 / 9

Data Converter

Data Converter. Digital Signal Processing. Process of periodically sampling an analog signal. (b). (c). (a) Sample-and-hold (S/H) circuit. The switch closes  seconds every period. (d). (b) Input signal waveform. (c) sampling signal (control signal

steven-castaneda
Download Presentation

Data Converter

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Data Converter

  2. Digital Signal Processing Process of periodically sampling an analog signal. (b) (c) (a) Sample-and-hold (S/H) circuit. The switch closes  seconds every period. (d) (b) Input signal waveform. (c) sampling signal (control signal for the switch). (d) Output signal (to be fed to the A/D converter).

  3. 1 2 3 : N 1 2 3 : N A/D converter D/A converter vA vA A/D and D/A Converter The A/D and the D/A converters as circuit blocks: N-bit digital word.

  4. D/A Converter: Binary-Weighted Resistor configuration An N-bit D/A converter using a binary-weighted resistive ladder network.

  5. DAC: R-2R ladder network Basic circuit configurations of a DAC utilizing an R-2R ladder network.

  6. DAC: Practical implementation A practical circuit implementation of a DAC utilizing an R-2R ladder network.

  7. A/D Converter: Dual-slope The dual-slope A/D conversion method. Note that vA is assumed to be negative.

  8. The Charge-Redistribution A/D converter Charge-distribution A/D converter suitable for CMOS implementation. (a) Sample phase; (b) hold phase; and (c) charge-redistribution phase.

  9. IN -1 -1 b c -1 a -1 d -1 e VR1 g f SUM CLK Sigma-Delta A/D converter

More Related