1 / 2

Calibrating Achievable Design (C.A.D.) Theme

Calibrating Achievable Design (C.A.D.) Theme. This Theme solves Design Technology productivity gaps. Specification Gap What will be the critical design problem? = FOCUS GSRC Technology Extrapolation (GTX) System and “Living ITRS” http://vlsicad.ucsd.edu/GTX

aglaia
Download Presentation

Calibrating Achievable Design (C.A.D.) Theme

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Calibrating Achievable Design (C.A.D.) Theme • This Theme solves Design Technology productivity gaps • Specification Gap • What will be the critical design problem? = FOCUS • GSRC Technology Extrapolation (GTX) System and “Living ITRS”http://vlsicad.ucsd.edu/GTX • Development and Delivery Gap • How to deploy DT better and faster? = TTM, QOR • GSRC Bookshelf for CAD-IP Reusehttp://vlsicad.eecs.umich.edu/BK • Measurement and Improvement Gap • Did envelope of achievable design grow? = METRICS • GSRC METRICS System for Design Process Optimizationhttp://vlsicad.ucsd.edu/METRICS

  2. Other Roles of the C.A.D. Theme • Identify best opportunities for “sharing of red bricks” between EDA and other semiconductor supplier industries • GTX studies + Manufacturing Calibration: Is low-k worth the development cost? What is the best interconnect process architecture for 65nm? What FEOL and BEOL variabilities can designers tolerate? What is the most cost-effective memory-logic integration? • Repository of best known methods, models, metrics • Connects applications and drivers (e.g., ITRS MPU, SOC) to technology roadmap • Connects algorithm (e.g., Fabrics) and design technology (e.g., Power-Energy) within GSRC and to designs, interconnects, devices, and materials (= other FRCs) • Agent of culture change • Measurement & characterization of EDA • Open-source CAD-IP; vertical benchmarking • New vectors: e.g., reusable curriculum IP for VLSI, VLSI design, VLSI design technology education C.A.D. Theme Semi Industry ITRS Living ITRS Models and Calibrations Design Houses What is the design problem? How should Design help solve ITRS red bricks? VLSI Design Education Manufacturing Calibration Open-Source CAD-IP Other FRCs METRICS & Design Process Opt Other GSRC Themes EDA Industry & Academia

More Related