1 / 24

SGH-X640 SVC TRAINING H/W BASEBAND PART

SGH-X640 SVC TRAINING H/W BASEBAND PART. MINSOO, LEE DATE : 10 . MAR . 2005 PLACE : GUMI, KOREA. CONTENTS. BLOCK DIAGRAM PLACEMENT DIAGRAM BASEBAND PART Power on Memory Camera Melody Charging part SIM Microphone Earpiece Key. BLOCK DIAGRAM. MAJOR COMPONENT – PBA TOP VIEW.

akiva
Download Presentation

SGH-X640 SVC TRAINING H/W BASEBAND PART

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. SGH-X640 SVC TRAININGH/W BASEBAND PART MINSOO, LEE DATE : 10 . MAR . 2005 PLACE : GUMI, KOREA

  2. CONTENTS • BLOCK DIAGRAM • PLACEMENT DIAGRAM • BASEBAND PART • Power on • Memory • Camera • Melody • Charging part • SIM • Microphone • Earpiece • Key

  3. BLOCK DIAGRAM

  4. MAJOR COMPONENT –PBA TOP VIEW Antenna pad Backup BAT. Antenna Switch Audio-Melody Switch SAW filter RF main chip PAM VC-TCXO(26MHz) TX VCO LCD connector 32KHz OSC. BB main chip PMIC Backend IC SIM connector Memory Dual LDO Melody IC ESD Protection IC Charging IC

  5. MAJOR COMPONENT –PBA BOTTOM VIEW Hall IC Key load switch

  6. POWER ON • JIG • VBATCHARGER_OKPMIC(AUXON)PMIC(RSTON)  OM6357 • DEVICE RECOGNITION • REC1,REC2, REC3 • RESET SIGNAL • Memory --- VDD3 • Camera --- IMAGE_RESET • Melody --- M_RST • LCD --- RESET_2.8V

  7. POWER ON • 32KHz Clock • system clock and SIM clock • RSTON • Active-Low reset for in / external circuitry supplied by DVDD1. The RSTON keeps HIGH after the power supply modules are enabled.

  8. MEMORY - schematic

  9. MEMORY - comment • Structure • 128M ROM + 128M NAND + 64M SCRAM • Chip selection • CS_NAND, NCSFLASH, HA(23)

  10. CAMERA - schematic

  11. CAMERA - comment • Signal • IMAGE_INT : recognize the event • HWR_N, HRD_N : write/read on the backend IC • HD(0:15) : OM6357, memory data • LD(0:15) : LCD data • Y(0:7) : YUV image data from image sensor module to Alpha chip(MV317SAQ) • Standby: idle, active control signal

  12. MELODY - schematic

  13. MELODY - comment • Signals • MEL_13M : Driving clock from VC-TCXO • AMP_N, AMP_P : Output from Yamaha Melody IC • HWR_N, HRD_N : write/read enable • HD(0:7) : melody data

  14. CHARGING PART - schematic

  15. CHARGING PART - comment • Signals • V_EXT_CHARGE : supply from the TA around 5.0V, 550mA • CHARGER_ON : charger existence. • CHG_ON : control charger pin. If stopping charging, it would be HIGH. • MES_BATT : indicating battery voltage level. • END_OF_CHARGE : charger status pin. • In charging mode : HIGH • Full charged mode : LOW

  16. SIM – schematic

  17. SIM - comment • Signals • SIM_VCC : supply voltage for SIM card • SIM_RST : reset for SIM card • SIM_CLK : clock to SIM card • SIM_IO : I/O line to/from SIM card

  18. MICROPHONE • Signals • MIC_P, MIC_N : input from mic

  19. EARPIECE - schematic

  20. EARPIECE - comment • Signals • JACK_EN • M_SEL

  21. ON/OFF, SIDE KEY - schematic ONKEY SIDE KEY • Signals • ONKEY_N : controls Power ON and OFF • KBIO(3), KBIO(4), KBIO(7)

  22. KEY DATA INPUT/OUTPUT - schematic • Signals • KBIO(0:7) : key scanning procedure is fully processed in the main CPU • ‘SEND’ key : KBIO(0:1)

  23. KEY BACKLIGHT • Signals • VDD_KEY : controls ON/OFF, supply voltage for LEDs

  24. QUESTION

More Related