1 / 20

Iberchip XVII, February 2011

amil
Download Presentation

Iberchip XVII, February 2011

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Design Methodology for High-Level Model Based on an Eight Bit Entertainment SystemAlejandro Lizaola, Ricardo D. Castro, Gilberto Beltran.Manuel Salim and Alejandro MorenoDepartment of Electronics, Systems and InformaticsInstitutoTecnológico y de EstudiosSuperiores de Occidente (ITESO)Guadalajara, Mexico, 45090 Iberchip XVII, February 2011

  2. Outline • Introduction • Theory • Main Block Description • Design Methodology • Verification Strategies • Results • Conclusions • Future Work

  3. Introduction Thispresentationisabout a designmethodologyfor a high-levelmodelbasedonaneight bit entertainmentsystem.

  4. Theory Reverse Engineering: It has the goal to obtain information from a product to determine its structure, function and operation. Emulator: It is a software that allows certain computer programs to run on a different platform than the one they were originally written for.

  5. …Theory • Reference Model: • It is a high level description of a system, chip, block, or component to obtain the expected values that will compare with the obtained values and declare a failed or passed test. • Verification: • It is the process to determine that an implementation behaves according to a given set of requirements for all possible scenarios.

  6. Main Block Description

  7. Design • Comprehend and understand the functionality of the NES. • Comprehend and understand the operation of the NES. • Election of emulator. • Reference model design. • Implementation of reference model main blocks. • Verify the operation of each block of the reference model. • Integrate reference model modules. • Verify reference model integration.

  8. Verification Strategies Reference Model Verification:

  9. …Verification Strategies Verification Plan: The verification plan is defined in the scope of the console based on the NES. Through the specification of the console, the coverage that is wanted to have for all functional areas, as well as monitors and checkers are needed for verification. This document is useful for all those who are working in the planning and execution of the console verification

  10. Results Triangular channel outputs for soccer game

  11. …Results White noise channel outputs for soccer game

  12. …Results Audio buffer outputs for soccer game

  13. …Results Scroll results for soccer game • Sprites results for soccer game

  14. Conclusions • A Nintendo emulator for PC was selected. A reference model was implemented based on this emulator and implemented in SystemVerilog. The model was created in a modular way using reverse engineering and design tools for programming high-level languages. Model functionality was verified. • SystemVerilog makes easer the reference model implementation because it provides a high level modeling abstraction with a lot of capabilities to implement and verify a design developed in any hardware description language.

  15. …Conclusions • The Methodology proposed was based in software debugging techniques, so this combines both mechanics by mapping the hardware validation to software validations process. • The performance of the model behaves as expected.

  16. Future Work • Mappers and more expansion chips can be implemented. • An interface between CPU and controllers can be designed. • The reference model can be done to be synthesized and to be downloaded into a FPGA. With this reference model a verification environment can be done to validate a RTL prototype . • The system must further refine the PPU module, especially a variable called "display" to have the optimal functioning of the entire system.

  17. Slides Background Central Processing Unit: The CPU emulated by the NES is an 8-bit microprocessor produced by Ricoh based on MOS Technology 6502 core. The NTSC version (North America and Japan) of the console use the Ricoh 2A03 (or RP2A03), which operates at 1.78MHz, PAL version (Europe and Australia) use the Ricoh 2A07 (or RP2A07), this is identical to version NTSC with the difference that it works on 1.66MHz.

  18. Slides Background Audio Processing Unit: The APU is responsible for generating the game sound. It is implemented in two chips, RP2A03 for NTSC and RP2A07 for PAL. The APU has 5 channels: • Square channel, frequency ranges 54 Hz – 28 KHz. • Square channel, frequency ranges 54 Hz – 28 KHz. • Triangle channel, frequency ranges 27 Hz – 56 KHz. • Noise channel, LFSR, two modes and sixteen programmable frequencies. • DPCM channel.

  19. Slides Background MAPPERS: Mappers are chips designed for videogames developers to use them in NES cartridges. Mappers are used to access memory beyond the limits of the 64k memory, allowing special effects in the video and sound, such as forcing some interruptions and instructions among other things. The memory used by the NES is implemented in two blocks, Rom program (PRG-ROM) and Rom Character (CHR-ROM). This includes the memory area where the current code will be executed by the micro as well as the video memory data .

  20. Slides Background Picture Processing Unit: The PPU used by the NES was designed by Ricoh. This unit is responsible for transforming the digital information received from the CPU into video signal to display the game on screen. This process is known as image rendering The PPU contains the following: • Background render unit. • Sprites render unit. • Records of entry and exit. • Internal RAM 32B. • External RAM 256B.

More Related