80 likes | 615 Views
CPLD 簡介. 2011/01/16 v1.0 By Johnson Chang. What is CPLD. C omplex P rogrammable L ogic D evice Your own ASIC ( A pplication S pecified Integrated Circuit) Logic Design Implementation with Standard TTL / COMS CPLD / FPGA. Why CPLD?. Large Digital Logic Design is possible
E N D
CPLD 簡介 2011/01/16 v1.0 By Johnson Chang
What is CPLD • Complex Programmable Logic Device • Your own ASIC ( Application Specified Integrated Circuit) • Logic Design Implementation with • Standard TTL / COMS • CPLD / FPGA
Why CPLD? • Large Digital Logic Design is possible • Minimize PCB size • High Speed ( 3/4/5 nS vs 18nS ) • Security
CPLD TTL
How to design CPLD • Xilinx / Altera • Altera Quartus / Maxplux II (phase out) • Block Diagram Schematic ( bdf ) / VHDL / Verilog
Study Sequence • Quartus Installation • Example Demonstration • Introduction of Terasic CPLD Kit • Programming Example • Implement 74LS138 with 3 SW input • Implement 74LS138 with 2Hz input • Design a 7-Segment decoder • Design a 4*7 7-Segment decoder • Design a 4-byte RAM • Design a counter 1,3,5,7,1,3,5,7、、、
Learning Material • 陳慶逸的教學網站 • CPLD/FPGA數位電路教學與設計資源 • 張正賢教學網站