1 / 18

Case Study: Implementing the MPEG-4 AS Profile on a Multi-core System on Chip Architecture

Case Study: Implementing the MPEG-4 AS Profile on a Multi-core System on Chip Architecture. R92921054 楊峰偉 R92942035 張哲瑜 R92942081 陳 宸. Outline. Introduction Comparison of MPEG-4 SP & ASP HiBRID-Soc Multi-core Architecture HiPAR-DSP Macroblock processor Stream processor Conclusion.

arden
Download Presentation

Case Study: Implementing the MPEG-4 AS Profile on a Multi-core System on Chip Architecture

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Case Study: Implementing the MPEG-4 AS Profile on aMulti-core System on Chip Architecture R92921054 楊峰偉 R92942035 張哲瑜 R92942081 陳 宸

  2. Outline • Introduction • Comparison of MPEG-4 SP & ASP • HiBRID-Soc Multi-core Architecture • HiPAR-DSP • Macroblock processor • Stream processor • Conclusion

  3. Introduction • Dedicated Architecture • Single-purpose • Lower flexibility higher performance • Hybrid Architecture • Programmable CPU + dedicated hardware accelerator • Higher flexibility lower performance • FPGA or DSP • Fully programmable • Slow and only for evaluation

  4. Comparison of MPEG-4 SP & ASP

  5. HiBRID-SoC Multi-core Architecture

  6. HiPAR-DSP • 16 parallel data paths steered by a single RISC controller in SIMD style • Each data path consists of three VLIW controlled arithmetical units: 16 bit MAC, 32bit ALU, and shift & round units. • External connection can be provided via a modular DMA controller. • A GNU based c/c++ complier is available.

  7. Architecture: HiPAR-DSP

  8. Architecture: Matrix Memory

  9. Macroblock processor • Shift with round to 0 / ∞ unsigned, signed • Transform, filter (QMC, deblocking) • Average value with rounding control • Sub-pel motion compensation • Addition of absolute value • Controlled Addition/Subtraction • Dequantization • Permute instruction • Motion compensation, deblocking • Branch on vector status registers • Deblocking mode selection

  10. Macroblock processor

  11. Stream processor • Application • Audio/Video stream generation and separation • Characteristics in MPEG encoding • Multiplexing of different parts of bitstream • Run-Length coding of DCT coefficients • Variable length coding of coded DCT coefficients (using Huffman table)

  12. Software development environment • Optimizing assemblers are available • Data parallelism via SIMD or subword parallelism • Instruction parallelism via VLIW • Special instruction optimized for video and image processing algorithm

  13. Simulation Result

  14. Implementation Result

  15. PSoC Architecture

  16. Comparison Between PSoC and HiBRID • PSoC ( Programmable SoC ) • Array of Analog Blocks • Array of Digital Blocks • General Purpose Architecture • HiBRID • More suitable for Multimedia Application • Three cores for different class of functionality

  17. Conclusion • Use the appropriate DSP architecture for different applications. • Multiple codecs can be efficiently implemented on a single platform • Hybrid SoC architecture is the optimal solution for various kinds of video and image applications.

  18. Reference • “The M-PIRE MPEG-4 codec DSP and its macroblock engine,” in Proc. 2000 IEEE Int. Symp. CircuitsSyst., pp. II 192-195. • “HIPAR-DSP 16, A Scalable Highly Parallel DSP Core For System On A Chip Video And Image Processing Applications,” in Proc. 2002 IEEE Int. Conf.Acoust. Speech Signal Processing, May 2002. • ARM Ltd. (1999, May). AMBA Specification Rev. 2.0. [Online]. Available: www.arm.com • “Instruction set extensions for MPEG-4 video” J. VLSI Signal Processing Syst., vol. 23, pp. 27-50,Oct. 1999. • “VLSI Architecture for Mpeg-4” Peter Pirsch, Mladen Berekovic, Hans-Joachim Stolberg, and Jom Jachalsky. • “Open multimedia application platform: enabling multimedia applications in third generation wireless terminals through a combined RISC/DSP architecture” Jamil Chaoui, Ken Cyr, Sebastien de Gregorio, Jean-Pierre Giacalone, Lennifer Webb, Yves Masse. • “HIBRID-SOC: A multi-core architecture for image and video applications” M. Berekovic, S. flugel, H-J. stolberg, L. Friebe, S. Moch, M. B. Kulaczewski, P. pirsch

More Related