1 / 5

FPGA Implementation of an OFDM Modem

FPGA Implementation of an OFDM Modem. Tonny M. Siqueira and Evandro O. T. Salles. Why OFDM (Orthogonal Frequency Division Multiplexing)? Fully digital modulation ~50% bandwidth reduction Multipath robustness and ease channel equalization

arissa
Download Presentation

FPGA Implementation of an OFDM Modem

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. FPGA Implementation of an OFDM Modem Tonny M. Siqueira and Evandro O. T. Salles • Why OFDM (Orthogonal Frequency Division Multiplexing)? • Fully digital modulation • ~50% bandwidth reduction • Multipath robustness and ease channel equalization • Applications: Digital TV, ADSL, VDSL, PLCC, Wi-Fi, UWB • Why FPGA? • Rapid prototype design flow • FPGA vs. DSP for Wi-Fi implementation • Wi-Fi needs 15 GOPS • Texas Instruments C64x DSP less than 5 GOPS • Virtex can supportup to 20 GOPS Laboratório de Telecomunicações Departamento de Engenharia Elétrica Universidade Federal do Espírito Santo

  2. Spectral Compression Orthogonality between subcarriers f OFDM System Transmitter OFDM Spectrum Receiver

  3. Our approach to OFDM system Implemented through CORDIC (Coordinate Rotation Digital Computer) Efficient and flexible FFT implementation RTL Controller Circuits optimized for 64-point FFT (i.e. up to 31 subcarriers)

  4. Coregen Our approach Design improvements

  5. FPGA utilization(Final design - Spartan IIE) Modem capacity: 12 bit / 64 point FFT, up to 14.3Mbps at 50 MHz clock. Future Work: Synchronization, Error Corrections (TCM, Interleaving, Turbo Coding), Other basis different from DFT (ELT – Extended Lapped Transform, WPM – Wavelets Packets Modulation).

More Related