1 / 25

Some Characteristics of Spiking Neural P Systems with Anti-Spikes

Some Characteristics of Spiking Neural P Systems with Anti-Spikes. Kamala Krithivasan Department of Computer Science and Engineering Indian Institute of Technology, India kamala@iitm.ac.in. Co-authors Padmavati Metta Deepak Garg. Outline. Spiking Neural P (or SN P) system

bary
Download Presentation

Some Characteristics of Spiking Neural P Systems with Anti-Spikes

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Some Characteristics of Spiking Neural P Systems with Anti-Spikes Kamala Krithivasan Department of Computer Science and Engineering Indian Institute of Technology, India kamala@iitm.ac.in Co-authors Padmavati Metta Deepak Garg

  2. Outline • Spiking Neural P (or SN P) system • SN P system with anti-spikes (or SN PA system) • SN PA system • As generator / transducer • Example • Simulating Boolean circuits • Simulating Binary Arithmetic operations • Conclusion • References Padmavati Metta, Kamala Krithivasanand Deepak Garg CMC 2010

  3. Spiking Neural P system Ionescu, M., Păun, Gh., Yokomori, T.: Spiking Neural P Systems, Fund. Infor. 71, 279-308 (2006). • Spiking Neural P system is a computational model that has been inspired by neurobiology • Distributed and parallel computing model • Variant of Membrane System (P System) • Uses one type of object called spike (a) • Computationally complete Padmavati Metta, Kamala Krithivasanand Deepak Garg CMC 2010

  4. O = {a, ā }, the alphabet. a is called spike and ā is called anti-spike. m neurons - σ1, σ2, σ3 ,. . . , σm Syn - Synapses among the neurons. Spike/anti-spike emitted by a neuron i will pass immediately to all neurons j connected to i through synapses. i0 – Output neuron Spiking Neural P system with anti-spikes Linqiang, P., Păun, Gh.: Spiking Neural P Systems with Anti-Spikes, Int. J. of Computers, Communications and Control 4, 273-282, (2009). Π=(O, σ1, σ2, σ3 ,. . . , σm , syn , i0) Padmavati Metta, Kamala Krithivasan and Deepak Garg CMC 2010

  5. Each neuron σi contains ni -- initial number of spikes/ anti-spikes Ri -- finite set of rules of the form SN P system with anti-spikes (contd.) • Spiking Rules • E / br→ b’– used when a neuron has n spikes/anti-spikes such that bn ∈ L(E) and n ≥ r whereb , b’ ∈ {a, ā }, Eis a regular expression over {a} or {ā } • r ≥ 0, number of b’s are consumed and a b’ is sent to all neighbouring neurons. • They cannot of the form ār→ ā . • E is omitted if L(E)=br. , we write br/br→ b’ asbr→ b’ Padmavati Metta, Kamala Krithivasan and Deepak Garg CMC 2010

  6. SN P system with anti-spikes (contd.) • Forgetting Rules • bs →λ - used when a neuron has s number of b’s • s ≥ 0, number of b’s are forgotten by the neuron. • bs should not be in L(E) for any spiking rule E/br→ b’ inRi. • 3. Annihilation Rule • It is implicitly present in each neuron • Whenever a spikes and anti-spike meet in a neuron they annihilate each other using the rule aā →λand • The rule has the highest priority and takes no time. Padmavati Metta, Kamala Krithivasan and Deepak Garg CMC 2010

  7. SN P system with anti-spikes (contd.) • A global clock is there and all neurons work in parallel but each neuron can use one rule at a time. • There can be more than one rule enabled at any time, then a rule is chosen in a non-deterministic way. • At any time a neuron can have either spikes or anti-spikes. After receiving spikes/anti-spikes from neighbouring neurons, if a neuron has r spikes and s anti-spikes, it will be left with r-s spikes if r>s or s-r anti-spikes if s>r. • The configuration of a system at any time is <n1,n2,…,nm>, where ni is the number of spikes present in neuron σi if ni >0 or ni anti-spikes if ni<0, 1 ≤ i ≤ m. Padmavati Metta, Kamala Krithivasanand Deepak Garg CMC 2010

  8. One of the neuron is considered as output neuron From the output neuron, spike/anti-spike is sent to the environment. The moments of time when a spike is emitted by the output neuron are marked with 1, the moments when it emits an anti-spike is marked with 0. The no output moments are ignored. The sequence is called the spike train of the system . The spike train can be the output generated by the system. With a spike train we can also associate various numbers, which can be considered as computed (we also say generated) by an SN P system. For example distance between the first two spikes of a spike train Number of spikes present in the output neurons at the end of a halting computation (reaching a configuration where no rule can be used) SN PA system as Generator Padmavati Metta, Kamala Krithivasan and Deepak Garg CMC 2010

  9. SN PA System as generator– Example ā 11, 21 - ā 1 r11 : ā a < -1, 2 > 11, 22 - a 2 < 1 , 1 > a 2 r21 : a2 /a  ā Output Evolution r22 : a2  a Padmavati Metta, Kamala Krithivasan and Deepak Garg CMC 2010

  10. SN PA System as generator– at time t=1 ā a 11, 21 - ā 1 r11 : ā a < -1, 2 > 11, 22 - a 2 < 1 , 1 > a a ā ā r21 : a2 /a  ā Output Evolution r22 : a2  a If the neuron 2 uses the first rule the system will be in the same configuration Padmavati Metta, Kamala Krithivasan and Deepak Garg CMC 2010

  11. SN PA System as generator– at any time t ā a 11, 21 - ā 1 r11 : ā a < -1, 2 > 11, 22 - a 2 a a < 1 , 1 > r21 : a2 /a  ā Output Evolution r22 : a2  a The system generates 0*1, which cannot be generated using simple SN P systems. If the neuron 2 uses the second rule the system halts. Ibarra, O. H., Woodworth, S.: Spiking Neural P Systems: Some Characterizations, FCT 2007, LNCS, vol. 4639, pp. 23-37, Springer, Heidelberg (2007). Padmavati Metta, Kamala Krithivasan and Deepak Garg CMC 2010

  12. SN PA system is used as Transducer • The system has one or more input and one output neuron. • Boolean values 1 and 0 are encoded as spikes and anti-spike respectively. • To input 0/1 , anti-spike /spike is introduced in the input neurons. • The output is 0/1 (hence false/true) if an anti-spike/spike is sent out of the output neuron. Padmavati Metta, Kamala Krithivasan and Deepak Garg CMC 2010

  13. Universal Gates The NAND and NOR gates are universal gates. advantageous since NAND and NOR gates are economical and easier to fabricate and are the basic gates used in all IC digital logic families. Padmavati Metta, Kamala Krithivasan and Deepak Garg CMC 2010 13

  14. SN PA system simulating 2-input NAND gate 1 1 āa a  λ Input 1 a ā 5 2 āa āa a a a4  ā a3  a a2  a output 3 āa a  λ a ā Input 2 āa āa a a 4 The output is available after three steps Padmavati Metta, Kamala Krithivasan and Deepak Garg CMC 2010

  15. SN PA system simulating 2-input NOR gate • Simulation of 2-input NOR gate is similar to NAND gate but replace all rules in neuron 5witha4 ā , a3 āanda2 ato output a spike(1) if both the inputs are anti- spikes(0). SN PA system simulating n-input NAND gate • The output of the gate is false (0) only if all the inputs are true(1) and is true if any of the inputs is false. • The minimum number of spikes received by the output neuron is n (if all inputs are anti-spikes) and maximum will be 2n (if all inputs are spikes). • The rule a2n āin the output neuron fires if all inputs are spikes (1). Padmavati Metta, Kamala Krithivasan and Deepak Garg CMC 2010

  16. SN PA system simulating n-input NAND gate 1 1 āa a  λ Input 1 a ā 5 2 āa āa a a a2n  ā a2n-1  a a2n-2  a an a output 2n-1 āa a  λ a ā Input n āa āa a a 2n Padmavati Metta, Kamala Krithivasan and Deepak Garg CMC 2010 16

  17. Simulation of Boolean formula in SOP form Boolean function can be represented in sum-of-product (SOP) and product-of-sum forms (POS). SOP forms can be implemented using only NAND gates, while POS forms can be implemented using only NOR gates. In either case, implementation requires two levels. The first level is for each term and second level for product or sum of the terms. Consider the Boolean function ¬(x1x2)  (x3 x4). It is written in SOP from as ¬x1 ¬x2 (x3 x4) Padmavati Metta, Kamala Krithivasan and Deepak Garg CMC 2010 17

  18. x3 ¬x1 ¬x2 ∏ ∏ ∏ (1) (2) (3) NAND NAND NAND ∏ (4) NAND SN PA system for ¬x1 ¬x2 (x3 x4) x4 Padmavati Metta, Kamala Krithivasan and Deepak Garg CMC 2010

  19. SN PA system simulating 2’s complement A simple way to find the 2’s complement of a number is to start from the least significant bit keeping every 0 as it is until you reach the first 1 and then complement the rest of the bits after the first 1. 2 a3 a4/a  a a2 ā a ā āa Input output āa a ā 3 1 āa a ā Padmavati Metta, Kamala Krithivasan and Deepak Garg CMC 2010

  20. SN PA system simulating 2’s complement a3 a4/a  a a2 ā a ā āa 2 āa input output a ā 3 1 Moves of the SN PA system for the input 01100 āa a ā Padmavati Metta, Kamala Krithivasan and Deepak Garg CMC 2010

  21. SN PA system simulating binary addition 1 āa a  λ a5/a4 a a4/a3 ā a3 a a2 ā a  a Input 1 a ā 2 āa āa a a output 3 āa a  λ a ā Input 2 5 āa āa a a 4 The output is available after three steps Padmavati Metta, Kamala Krithivasan and Deepak Garg CMC 2010

  22. SN PA system simulating binary addition A spike is left in the output neuron to represent the carry Padmavati Metta, Kamala Krithivasan and Deepak Garg CMC 2010

  23. Conclusion • Spiking neural P systems are used to simulate fundamental gates in, • Ionescu, M., Sburlan, D.: Some Applications of Spiking Neural P systems, J. of Computing and Informatics 27 515-528 (2008). • with two spikes emitting out of the system encoded as 1 and one spike as 0. SN P system with anti-spikes provides a natural way to represent the binary digits using spike and anti-spike. • Simulating a Boolean circuit with universal gates does not require synchronizing module. • Some languages that cannot be generated using simple SN P systems can be generated using SN PA systems. • Here we also consider SN P system with anti-spikes as simple arithmetic device that can perform the arithmetic operations like 2’s complement, addition and subtraction with input and output in binary form. Padmavati Metta, Kamala Krithivasan and Deepak Garg CMC 2010

  24. References • Gutiérréz-Naranjo, M. A., Leporati, A.: First Steps Towards a CPU Made of Spiking Neural P Systems, Int. J. of Computers, Communications and Control 4 244-252 (2009). • Ibarra, O. H., Woodworth, S.: Spiking Neural P Systems: Some Characterizations, FCT 2007, LNCS, vol. 4639, pp. 23-37, Springer, Heidelberg (2007). • Ionescu, M., Păun, Gh., Yokomori, T.: Spiking Neural P Systems, Fund. Infor. 71, 279-308 (2006). • Ionescu, M., Sburlan, D.: Some Applications of Spiking Neural P systems, J. of Computing and Informatics 27 515-528 (2008). • Linqiang, P., Păun, Gh.: Spiking Neural P Systems with Anti-Spikes, Int. J. of Computers, Communications and Control 4, 273-282, (2009). • Păun, Gh.: Spiking Neural P Systems Used as Acceptors and Transducers, CIAA, LNCS, vol. 4783, pp. 1-4, Springer, Heidelberg (2007). Padmavati Metta, Kamala Krithivasanand Deepak Garg CMC 2010

  25. Thank you !

More Related