1 / 21

Design Goal

TEAM W3: Digital Voice Processor 525. Jarrett Avery (W3-1) Sean Baker (W3-2) Huiyi Lim (W3-3) Sherif Morcos (W3-4) Amar Sharma (W3-5). Design Manager: Abhishek Jajoo. Design Goal. Date: 3/22/2006 Functional Blocks and Simulation.

beulah
Download Presentation

Design Goal

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. TEAM W3:Digital Voice Processor 525 Jarrett Avery (W3-1) Sean Baker (W3-2) Huiyi Lim (W3-3) Sherif Morcos (W3-4) Amar Sharma (W3-5) Design Manager: Abhishek Jajoo Design Goal Date: 3/22/2006 Functional Blocks and Simulation Design an Analog-to-Digital Conversion chip to meet demands of high quality voice applications such as: Digital Telephony, Digital Hearing Aids and VOIP.

  2. Status • Design Proposal • Project chosen: 16 bit Delta-Sigma ADC • Basic specs defined • Architecture • Matlab Simulated • Behavioral Verilog - Simulated • Structural Verilog – Simulated • Schematic • Digital – All modules created • Analog - All modules created • Floorplan • Revised for signal routing • Layout • Op Amps – DRC, LVS, Simulated • Low Pass Filter – DRC, LVS, Simulated • PII – DRC, LVS, Simulated • Sinc Filter – DRC, Not LVS, Not Simulated • Simulation / Verification • All modules verified separately at transistor level and some layouts

  3. Analog Progress • Everything is in Transistor Level and Verified • Layouts and Extracted Views of the Operational Amplifiers • Integrator - Verified • Comparator – Verified • Reviewed Common Centroid Style of Layout • More in-depth next week…

  4. Design Decisions • Metal Directionality • Buffering – Clock to Minimize Glitching • Overall Chip Routing and Signal Directionality • Compacted Mirror-adder and DFF • Reviewed Common Centroid Layout – Next Week…

  5. Clock Buffering

  6. DFF Layout

  7. DFF Simulations

  8. Mirror Adder Layout

  9. Mirror Adder Simulations

  10. 24-Bit Counter Layout

  11. 24-Bit Counter Simulations

  12. 12-Bit Equality Function - Layout

  13. 12-Bit Equality Function Simulations

  14. 12-Bit Register - Layout

  15. 12-Bit Register Simulations

  16. PII Function - Layout

  17. Sinc Filter -Layout

  18. Timing and Power Total = 6,432 transistors, 509.8 uW of power

  19. Floorplan

  20. Problems and Questions • Layout is very time consuming • More metal layers or larger layouts? • Sand in my laptop

  21. What's Next… • LVS all blocks • Sinc Filter • Analog Components • Global Routing • Wire Decimation filter and Modulator • Wire Overall Chip • Overall Chip Simulation • Extract and simulate in a mixed signal env. • Optimization

More Related