Download
1 / 2
20 likes | 125 Views
x8. Download EE PROM. FADC Block. Download EE PROM. Receiver & Driver. 10. F ADC. CH 1. CPLD. DSP. CPU Read. Write. VA[8..15]. VA[8..15]. 10. Receiver & Driver. Pre-Processing FPGA. F ADC. Dual-port FIFO. DSP Read. DSP Read. CH 2. V D [ 0 .. 31 ]. VA[8..15].
E N D
x8 Download EEPROM FADC Block Download EEPROM Receiver & Driver 10 FADC CH 1 CPLD DSP CPU Read Write VA[8..15] VA[8..15] 10 Receiver & Driver Pre-Processing FPGA FADC Dual-port FIFO DSP Read DSP Read CH 2 VD[0..31] VA[8..15] VD[0..31] CS VME Bus 10 Receiver & Driver Flag 4 FADC CH 3 VD[0..31] Receiver & Driver 10 FADC CH 4 Write CPU Read VD[0..31] Clock Dual-port RAM Trigger JTAG Reset This design has some advantages as follows: (1). Zero Dead time. (2). More algorithm can be installed into the DSP. (3). User can select the functions which he wants. (4). Divide each block into individual modulw without conflict.
x8 Download EEPROM FADC Block Download EEPROM Receiver & Driver 10 FADC CH 1 CPLD DSP CPU Read Write VA[8..15] 10 Receiver & Driver Pre-Processing FPGA DSP Read DSP Read FADC CH 2 VA[8..15] VD[0..31] CS VME Bus 10 Receiver & Driver FADC CH 3 VD[0..31] Receiver & Driver 10 FADC CH 4 Write CPU Read VD[0..31] Clock Dual-port RAM Trigger JTAG Reset This design has some advantages as follows: (1). Zero Dead time. (2). More algorithm can be installed into the DSP. (3). User can select the functions which he wants. (4). Divide each block into individual modulw without conflict.
