270 likes | 395 Views
Development done on Device Bonder to Address 3D Requirements in a Production Environment. Pascal Metzger , Joseph Macheda : SET Michael D. Stead, Keith A. Cooper : SETNA 131 impasse Barteudet , Saint-Jeoire, Haute-Savoie, France. Presentation Outline. Introduction : Why 3D ?
E N D
Development done on Device Bonder to Address 3D Requirements in a Production Environment • Pascal Metzger, Joseph Macheda : SET • Michael D. Stead, Keith A. Cooper : SETNA • 131 impasse Barteudet, Saint-Jeoire, Haute-Savoie, France
Presentation Outline • Introduction : Why 3D ? • Some recalls on processes • Consequences on Design of equipment • Summary
3D Stacking • 3D Stacking permits to integrate more functions in reduced space
3D Assets • Reduced path between layers / functions • Reduced R, C and L • Lower electrical consumption • Longer autonomy • Higher bandwidth • Less sensitive to electromagnetic interferences • Reduced utilization of noble materials
3D Assets • Reduced volume • Reduced size, thickness and weight of devices • Less fragile • Better ergonomics
3D Challenges • Heat management inside IC • Precision • Cycle time
Presentation Outline • Introduction : Why 3D ? • Some recalls on processes • Consequences on Design of equipment • Summary
Explored Processes • Aluminum microtubes • Room temperature process • 106 connections at a 10 μm pitch Source CEA-LETI
Explored Processes • Molecular attachment • Room temperature process • Direct Cu-Cu bonding • High cleanliness requirements Source CEA-LETI
Explored Processes • Hybrid collective bonding • Thermocompression Cu-Cu bonding Source College of Nanoscale Science and Engineering
Explored Processes • Solder composition • Thermal tacking and single re-flow step Source Institute of Microelectronics, A*STAR
Presentation Outline • Introduction : Why 3D ? • Some recalls on processes • Consequences on Design of equipment • Summary
Consequenceson design of equipment • For R&D, the same equipment can drive several different processes • For production, especially HVM, specialization may not be avoided to optimize the cycle time
Top reticule Microscope Bottom reticule Qualification method • Architecture
Qualification method • Test vehicles = Quartz chip with verniers Both (Mixed) Chip (Top) Substrate (Bottom)
Top reticule Microscope Bottom reticule Qualification method • Cycle • Pick up • Alignment • Contact • Bonding • Post Bond measurement • Repeat
Thermal influence • Cycle at 21°C ± 0.4 µm
Thermal influence • Cycle at 200°C ± 0.6 µm
Thermal influence • Cycle at 200°C (perturbation) ± 1 µm
Thermal influence • No thermal gradient within a plate
Thermal influence • Thermal gradient within a plate
Thermal influence • Thermal gradient within a plate
Thermal influence • Mismatch between CTE • Example Ø 100 mm wafers of SiO2 and Si µm °C
Presentation Outline • Introduction : Why 3D ? • Some recalls on processes • Consequences on Design of equipment • Summary
Summary • Several parameters, especially temperature, play a key role in final precision of assembly. • For HVM environment, cycle time is one of the most important parameter. • For 3D applications in HVM requiring high precision, the process will influence both precision and cycle time.
Summary • The design of the equipment, choice of materials, control of environment will be influenced by process. • Trade off in versatility, cost and stability may be necessary. • What will be the precision, the throughput, the process which will be used ? These are crucial questions. • Thanks to SET team