1 / 15

A non-volatile Flip-Flop in Magnetic FPGA chip

A non-volatile Flip-Flop in Magnetic FPGA chip. W.Zhao, E. Belhaire, V. Javerliac, C. Chappert, B. Dieny. Design and Test of Integrated Systems in Nanoscale Technology,. pp.323-326, 2006. 指導老師 : 魏凱城 老師 學 生 : 蕭荃泰 日 期 : 97 年 4 月 14 日. 彰化師範大學積體電路設計研究所. Outline. Abstract

callie
Download Presentation

A non-volatile Flip-Flop in Magnetic FPGA chip

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. A non-volatile Flip-Flop in Magnetic FPGA chip W.Zhao, E. Belhaire, V. Javerliac, C. Chappert, B. Dieny Design and Test of Integrated Systems in Nanoscale Technology, pp.323-326, 2006 指導老師: 魏凱城 老師 學 生: 蕭荃泰 日 期: 97年4月14日 彰化師範大學積體電路設計研究所

  2. Outline • Abstract • Magnetic Flip-Flop • Magnetic Standard Non-Volatile Flip-Flop • MSFlip-Flop Simulation • Conclusion

  3. Abstract • The propose a non-volatile flip-flop, which presents simultaneously low power dissipation and high speed. • This flip-flop is based on MRAM (Magnetic RAM) technology on standard CMOS. • In this non-volatile flip-flop design, we use Magnetic Tunnel Junctions (MTJ) as storage element. • In this paper, a magnetic flip-flop is proposed to make the FPGA circuit completely non-volatile.

  4. Magnetic Flip-Flop • Magnetic tunnel junction (MTJ) structure consisting of two ferromagnetic metals separated by a thin insulating layer. Fig1. the position of MTJs

  5. Fig2. SRAM based Master-Slave Flip-Flop structure Fig3. Magnetic Flip-Flop structures

  6. Fig4. schema of SRAM based sense amplifier

  7. 0 1 0 1 1 0 0 1 Fig5. Magnetic writing circuits

  8. The simulation of magnetic Flip-Flop

  9. Magnetic Standard Non-Volatile Flip-Flop (b) (a) Fig6. (a) Magnetic Standard mixed Flip-Flop schema (b) Magnetic Standard mixed Flip-Flop symbol

  10. MSFlip-Flop Simulation • In the magnetic-standard flip-flop simulation, the low frequency control signal “NW” is 10 KHz, the clock frequency is 500MHz and the input frequency is 250MHz. • 130nm technologies have been used for the CMOS part, and a completesimulation model has been developed by CEA for the magnetic part.

  11. Fig7. The simulation results of magnetic standard non-volatile Flip-Flop. The last Data saved in MTJ is ‘1’

  12. Fig8. The simulation results of magnetic standard non-volatile Flip-Flop. The last Data saved in MTJ is ‘0’

  13. The flip-flop keeps the non-volatility of 1/X times (X is the ratio of processing frequency and the low, user defined frequency)

  14. Conclusion • We proposed this new architecture of Magnetic Standard flip-flop which features simultaneously non-volatility, high speed and low power dissipation. • This flip-flop can also be used to replace all the registers in SOC (System-on-chip) then makes these chips non-volatile and secure.

  15. The end

More Related