1 / 46

COE 202: Digital Logic Design Sequential Circuits Part 3

Objectives. Important Design ConceptsState Reduction and AssignmentDesign of Synchronous Sequential CircuitsProcedureExamples. Ahmad Almulhem, KFUPM 2010. State Reduction. Two sequential circuits may exhibits the same input-output behavior, but have a different number of statesState Reduction:

candie
Download Presentation

COE 202: Digital Logic Design Sequential Circuits Part 3

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

    1. COE 202: Digital Logic Design Sequential Circuits Part 3 Dr. Ahmad Almulhem Email: ahmadsm AT kfupm Phone: 860-7554 Office: 22-324 Ahmad Almulhem, KFUPM 2010

    2. Objectives Important Design Concepts State Reduction and Assignment Design of Synchronous Sequential Circuits Procedure Examples Ahmad Almulhem, KFUPM 2010

    3. State Reduction Two sequential circuits may exhibits the same input-output behavior, but have a different number of states State Reduction: The process of reducing the number of states, while keeping the input-output behavior unchanged. It results in less Flip flops It may increase the combinational logic! Ahmad Almulhem, KFUPM 2010

    4. State Reduction (Example) Is it possible to reduce this FSM? How many states? How many input/outputs? Notes: we use letters to denote states rather than binary codes we only consider input/output sequence and transitions Ahmad Almulhem, KFUPM 2010

More Related