170 likes | 182 Views
Discover the fundamentals of latches and flip-flops in digital electronics through hands-on lab activities. Learn about single-bit memory elements, SR Latch, D Latch, D Flip-Flop, and more.
E N D
The George Washington UniversitySchool of Engineering and Applied ScienceDepartment of Electrical and Computer Engineering ECE122 – Lab 6 Latches & Flip-flops Jason Woytowich October 7, 2005
Latches & Flip-flops • Single bit memory elements • Latches change state whenever the inputs dictate it • Flip-flops only change state on rising or falling clock edges
SR Latch • Set/Reset Latch
SR Latch • NOR Implementation
SR Latch • NAND Implementation
D Latch • A Gated Latch
D Latch • An SR Latch implementation
D Flip-Flop • The value of D is stored on either the rising or falling clock edge. Clock D Q
DFF • Master-Slave Implementation
DFF • Gate Trigger Implementation
Positive Gate Trigger There are an odd number of inverters.
Lab Activities • Build and test an SR Latch from NAND Gates • Build and test a D Latch from the SR Latch • Build and test a DFF from your D Latch, MS or PGT