1 / 25

Quarterly Technical Report 1 for Pittsburgh Digital Greenhouse

Quarterly Technical Report 1 for Pittsburgh Digital Greenhouse. High Speed CMOS A/D Converter Circuit for Radio Frequency Signal. Kyusun Choi. Computer Science and Engineering Department. The Pennsylvania State University. Project goals for this quater.

chakaluka-davis
Download Presentation

Quarterly Technical Report 1 for Pittsburgh Digital Greenhouse

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Quarterly Technical Report 1 for Pittsburgh Digital Greenhouse High Speed CMOS A/D Converter Circuit for Radio Frequency Signal Kyusun Choi Computer Science and Engineering Department The Pennsylvania State University

  2. Project goals for this quater • Design a 6 and 8 bit TIQ based flash ADC circuits and CMOS layouts • Design the first prototype chip: • 6 and 8 bit flash ADC • 3. Chip fabrication submission

  3. Accomplished project milestones for this quarter • Designed 6, 8, and 9 bit TIQ based ADC circuits and CMOS layouts in 0.25 m • Designed the first prototype chip: • 6, 8, and 9 bit flash ADC • Fabrication submission preparation • Chip fabrication submission: • - Submission date: 4/2/2001 • - Vendor: MOSIS with TSMC 0.25 m foundry • - Expected prototype chip delivery date: 7/16/2001

  4. Design Method • Systematic Variation Approach • - Systematic Parameter Variation (SPV) • 2. CAD Tools • - MAX for layout • - SUE for schematic capture • - HSPICE for circuit simulation • - Custom designed a set of C programs • 3. Experiment base, Spice Model Base

  5. Chip Layout Design (1) Chip Block Diagram

  6. Chip Layout Design (2) • Dimension • ADCs • Chip size (2580um * 2580um)

  7. Chip Layout Design (3) Layout - 6bit (0.24 um)

  8. Chip Layout Design (4) Layout - 6bit (1.00 um)

  9. Chip Layout Design (5) Layout - 8bit (0.24 um)

  10. Chip Layout Design (6) Layout - 8bit (0.50 um)

  11. Chip Layout Design (7) Layout - 9bit (0.50 um)

  12. Chip Layout Design (8) Layout - 9bit (1.00 um)

  13. Chip Layout Design (9) Layout - Pad

  14. Chip Layout Design (10) Layout - Chip

  15. Simulation Results (1) - pad delay : 0.864 ns

  16. Simulation Results (2) - 6bit (0.24um)

  17. Simulation Results (3) - 6bit (1.00um)

  18. Simulation Results (4) - 8bit (0.24um)

  19. Simulation Results (5) - 8bit (0.50um)

  20. Simulation Results (6) - 9bit (0.50um)

  21. Simulation Results (7) - 9bit (1.00um)

  22. Features of the TIQ based ADC • High Speed • Relatively small area • 3. Relatively low-power

  23. Issues to Be Addressed in Future 1. Dynamic fine-tuning 2. Supply voltage variation compensation 3. Temperature variation compensation 4. Process variation compensation 5. Lower power 6. FIFO design for on-chip high-speed data acquisition

  24. Innovation Challenges • 2 GSPS with 0.18um CMOS • Custom layout CAD tool • 10bit and 12bit ADC • Low power • Dynamic calibration • Offset • Gain • Temperature • Power supply voltage • Process parameter variation

  25. Summary • High speed ADC for RF • ADC core - 6, 8 and 9 bit design • first prototype chip (silicon test) • 0.25 m MOSIS (tsmc) process • CMOS digital logic technology • Future ready • Dynamic calibration

More Related