1 / 4

USB IP Subsystem-USB 3.1 Device Controller

We offer a USB IP subsystem, FPGA boards, SERDES interface, USB 3.1 Device Controller, USB 3.2 Retimer, SRI's architecture, MCU CSR interface.

contentone
Download Presentation

USB IP Subsystem-USB 3.1 Device Controller

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. USB IP Subsystem - USB 3.1 Device Controller • SiFive provides a complete portfolio of USB-certified controllers with host and device functionality. • They are integrated with our PHY partners in multiple foundries and nodes. FPGA boards are available for demo and prototype use. • We offer USB IP subsystem, FPGA boards, SERDES interface, USB 3.1 Device Controller, USB 3.2 Retimer, SRIS architecture, MCU CSR interface.

  2. USB 3.1 Device Controller Key Features • Compliant with USB 3.1 Gen 2 specification, USB 3.1 PIPE interface • Supports 32/64 data bus width • AXI, AHB bus standards • Supports 32/64/128 bit data bus • Supports all USB 3.1 power down modes • Supports Ccontrol, bulk, Iiochronous and interrupt transactions • Bulk endpoint support streaming • Device can be configurable up to 15 IN and 15 OUT functional endpoints • Configurable number of function endpoints • Dynamically configurable endpoint FIFO for optimum usage of memory • Synchronous SRAM interface for FIFO • Fully integrated DMA controller

  3. USB 3.2 Retimer Features • Compliant to USB 3.1 Appendix E standard • Supports Gen 1(5G) and Gen 2(10G) speeds • Supports all low power states • Supports MCU CSR interface to drive ASIC control and status register • Supports PCS logic with 8b/10b for Gen1 and 128b/132b for Gen2 support • Supports SERDES interface • Optional support to external PHY with PIPE interface • SRIS architecture • “Pass through” and “local loopback” supported • Provision to monitor key events including internal errors • Provision to monitor link states • Option to tune PIPE control signal through CSR interface • Master loopback support for production test • Option to generate LFPS pattern in debug mode

  4. Please do visit my website for in-depth information. Website: https://openfive.com/ USB IP Subsystem : https://openfive.com/usb-ip-subsystem/

More Related