1 / 12

Super Jumbo Frames 16-64k path MTU performance analysis

Super Jumbo Frames 16-64k path MTU performance analysis. BCNET-Netera Advanced Networks Conference 2006. What are Super Jumbo Frames ?. SJF Payload Data > 9000 bytes IPv4 Header 16 bit limit 65,535 minus header IPv6 Extension 32 bit limit 4,294,967,295 minus header. Why do SJF?.

cullen
Download Presentation

Super Jumbo Frames 16-64k path MTU performance analysis

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Super Jumbo Frames 16-64k path MTUperformance analysis BCNET-Netera Advanced Networks Conference 2006

  2. What are Super Jumbo Frames ? • SJF Payload Data > 9000 bytes • IPv4 Header 16 bit limit • 65,535 minus header • IPv6 Extension 32 bit limit • 4,294,967,295 minus header

  3. Why do SJF? • Moores Law starting to plateau • HPC community going to larger interconnect solution frames • Main backbones scaling up to 100G

  4. SJF Hardware? • Enterasys ER16 Series Routers • MTU = 65442 bytes • Spirent Communications –AX/4000 • MTU = 64724 bytes

  5. Inter Frame Gap (IFG) • IFG - time between end of one packet and beginning of next • IFG Inflation - when bigger payload causes IFG increase • Minimum IFG implies max network performance

  6. Setup

  7. CA*net SC’ 05 - 25 ms IFG Abilene Results throughput

  8. IFG Inflation CA*net 0.095 Abilene 0.364

  9. 2.56M 640000 64000 6.4M Simulation

  10. SJF Memory Issues • Enterasys ER16 uses direct memory access (DMA) to a common main memory system • Ethernet integrated circuits generally have internal 64 or 128 kilobyte buffers

  11. SJF Contributors • E. Paul Love (Xnet co-chair) • Paul Daspit (Xnet co-chair) • Greg Goddard (Spirent) • Bob Anderson (Spirent) • Randy Ottman (Enterasys ) • Arnold Sodder (Enterasys ) • Issa Eid (Enterasys ) • Gary Finley (Netera) • Loki Jorgenson (Apparent Networks) • Martin Siegert (SFU-WestGRID) • Lixin Liu (SFU) • Peter Van Epp (SFU) • Bryan Caron (UofAlberta) • Brian Corrie (SFU-IRMACS) • John Moore (NCSU) • Kevin Walsh (SDSC) • Paul Schopis (ITEC-Ohio)

  12. End of Presentation

More Related