1 / 19

CSET 4650 Field Programmable Logic Devices

This overview explores CMOS logic structures including pass transistors, transmission gates, and dynamic domino CMOS logic. It covers their operation, advantages, and implementation of Boolean functions.

diannc
Download Presentation

CSET 4650 Field Programmable Logic Devices

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Introduction to CMOS Complementary Metal-Oxide Semiconductor CSET 4650 Field Programmable Logic Devices Dan Solarek

  2. CMOS Logic Structures • Static logic circuits hold their output values indefinitely • Dynamic logic circuits store the output in a capacitor, so it decays with time unless it is refreshed. • We will look at a few of these structures

  3. Pass Transistors • Transistors can be used as switches

  4. Pass Transistor • Pass-transistor circuits are formed by dropping the PMOS transistors and using only NMOS pass transistors • In this case, CMOS inverters (or other means) must be used periodically to recover the full VDD level since the NMOS pass transistors will provide a VOH of VDD – VTn in some cases • The pass transistor circuit requires complementary inputs and generates complementary outputs to pass on to the next stage

  5. Pass Transistor • This figure shows a simple XNOR implementation using pass transistors: • If A is high, B is passed through the gate to the output • If A is low, -B is passed through the gate to the output

  6. Pass Transistor • At right, • (a) is a 2-input NAND pass transistor circuit • (b) is a 2-input NOR pass transistor circuit • Each circuit requires 8 transistors, double that required using conventional CMOS realizations

  7. Pass Transistor • Pass-transistor logic gate can implement Boolean functions NOR, XOR, NAND, AND, and OR depending upon the P1-P4 inputs, as shown below. • P1,P2,P3,P4 = 0,0,0,1 gives F(A,B) = NOR • P1,P2,P3,P4 = 0,1,1,0 gives F(A,B) = XOR • P1,P2,P3,P4 = 0,1,1,1 gives F(A,B) = NAND • P1,P2,P3,P4 = 1,0,0,0 gives F(A,B) = AND • P1,P2,P3,P4 = 1,1,1,0 gives F(A,B) = OR Circuit can be operated with clocked P pull-up device or inverter-based latch

  8. Transmission Gates • N-Channel MOS Transistors pass a 0 better than a 1 • P-Channel MOS Transistors pass a 1 better than a 0 • This is the reason that N-Channel transistors are used in the pull-down network and P-Channel in the pull-up network of a CMOS gate. Otherwise the noise margin would be significantly reduced.

  9. Transmission Gates • A transmission gate is a essentially a switch that connects two points. In order to pass 0’s and 1’s equally well, a pair of transistors (one N-Channel and one P-Channel) are used as shown below: • When s = 1 the two transistors conduct and connect x and y • The top transistor passes x when it is 1 and the bottom transistor passes x when it is 0 • When s = 0 the two transistor are cut off disconnecting x and y

  10. Transmission Gates • Pass transistors produce degraded outputs • Transmission gates pass both 0 and 1 well symbols

  11. Transmission Gates • Implementing XOR gates • With NAND gates and inverters: • With transmission gates: • Why would one of these circuits be preferable to the other?

  12. Transmission Gates • Implementing a multiplexer with transmission gates: • When S = 0, input X1 is connected to the output Y • When S = 1, input X2 is connected to the output Y

  13. Dynamic Domino CMOS Logic • One technique to help decrease power in MOS logic circuits is dynamic logic • Dynamic logic uses different precharge and evaluation phases that are controlled by a system clock to eliminate the dc current path in single channel logic circuits • Early MOS logic required multiphase clocks to accomplish this, but CMOS logic can be operated dynamically with a single clock

  14. Vdd output input ground Static NMOS • Totem-Pole Output • as we have seen previously • Does not need to be refreshed • Which is why it is called static • PMOS Acts as Constant Current Source for Active Pull-Up • Faster rise-times as compared to non-CMOS implementations

  15. VDD output Input 1 Input 2 ground Static CMOS • Complementary MOS • Example of a 2-input NAND gate

  16. Vdd f1 output input f2 ground Dynamic NMOS • Output is “1” unless discharged • f1 Charges Output • f2 Conditionally Discharges Output

  17. Dynamic Domino CMOS Logic • The figure demonstrates the basic concept of domino CMOS logic operation

  18. Simple Dynamic Domino Logic Circuit

  19. Dynamic Domino CMOS Logic • Domino CMOS circuits only produce true logic outputs • This can be overcome by using registers that have both true and complemented output to complete the function shown by the following circuit:

More Related