1 / 13

4-Bit Universal Shift Register

4-Bit Universal Shift Register. Behavioral Vs. Structural Description. Behavioral Description Behavior model of a shift register Describe the operation of the register without a preconceived structure. Random number generator Binary values of msb_in , lsb_in , i_par

dolf
Download Presentation

4-Bit Universal Shift Register

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. 4-Bit Universal Shift Register

  2. Behavioral Vs. Structural Description • Behavioral Description • Behavior model of a shift register • Describe the operation of the register without a preconceived structure. • Random number generator • Binary values of msb_in, lsb_in, i_par • Structural Description • Models the circuits in terms of a collection of components such as gates, flip-flops…

  3. Behavioral Model of Shift Regsiter

  4. Test Bench 1. Generate random number With matlab Read random number at the neg edge of the clock

  5. [s1,s0=[1,1], Load i_par=0111 a_par=0111

  6. [s1,s0]=[0,0], No Change i_par=0111 a_par=0011

  7. [s1,s0]=[1,0], Shift Left

  8. [s1,s0]=[0,1], Shift Right

  9. 4-Bit Universal Shift Register Q clr clk select i3 i1 i0 i2

  10. Waveform Load No Change Shift Right Shift Left

  11. 4-bit Universal Shift Register

  12. Verilog Code of Each Stage

More Related