1 / 9

SCAN Shift Register/Parallel Load Register

SCAN Shift Register/Parallel Load Register. Laboratory 3. Objectives. Build upon the understanding of CMOS circuits and systems Build upon the experience gained in lab2 ( Use of place and route). Design. Size=20 bits ( Based on your Full Adder design)

kamran
Download Presentation

SCAN Shift Register/Parallel Load Register

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. SCAN Shift Register/Parallel Load Register Laboratory 3

  2. Objectives • Build upon the understanding of CMOS circuits and systems • Build upon the experience gained in lab2 ( Use of place and route)

  3. Design • Size=20 bits ( Based on your Full Adder design) • Should have Serial and Parallel Load capability • Should use 2 Clocks and their complements. • CLKA, CLKAbar, CLKB and CLKBbar • Build using the standard cells of ECE 4/525 and ECE 4/526

  4. Design

  5. Design

  6. Design

  7. Design

  8. Lab Reports • Should contain the Schematic, Physical Layout (from Silicon Ensemble) • All the Functional Data: Flush delay tables, Maximum Frequency of operation, • Mention the input pattern for the Scan Capture • Mention the pattern for Parallel Load

  9. Lab Report • Show waveforms with the different corner model for the nominal load and nominal input slew • Perform Verilog simulation on the extracted layout (Physical Layout out of Place and Route)

More Related