1 / 13

MOS Current Mirror

MOS Current Mirror. Section 9.2 J. Ou. A Simple Current Mirror. Example 1. Example #2. Trade-Offs in Current Mirror Design. Output resistance (1/gds) CDS W/L Current. I OUT =100 uA. For Same IOUT, L↓→W↓→GDS↑(Ro↓) →CDS ↓. Drop in Ro is not desired.

elliot
Download Presentation

MOS Current Mirror

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. MOS Current Mirror Section 9.2 J. Ou

  2. A Simple Current Mirror

  3. Example 1

  4. Example #2

  5. Trade-Offs in Current Mirror Design • Output resistance (1/gds) • CDS • W/L • Current

  6. IOUT=100 uA For Same IOUT, L↓→W↓→GDS↑(Ro↓) →CDS ↓ Drop in Ro is not desired.

  7. Use Cascode to Increase output Resistance Rout is approximately gm3ro3ro2 L1=L2, but L3 need not equal to L2. Design Criteria: Choose Vb so that VY and VX. We will learn how to generate Vb in the next class.

  8. Design Example VDS of T4 is not matched to VDS of T5. T4 has VDS of 999.1 mV. How come? Answer: VSD=0.2 was used as design criteria for T0 and T2.We need a transistor to absorb the difference between VDS of T4 (which is 0.6 V) and VSD of T2 (which is 0.2V) Bias I: 100 nA

  9. Add More VGS to Minimize Difference in VDS VDS5=161.2 mV gives 50 nA VDS4 is 155.7 mV, provides 49.82nA.

  10. Need for a Cascode T1 is designed to have a VSD of 0.4, leading to Vout=0.6 V. T3 is designed to have VDS of 200 mV, but it must sustain Vout=0.6 V. So we need to add a transistor to absorb the difference in V.

  11. Property Bias Output Voltage

  12. Large Output Resistance

  13. Small Signal Gain

More Related