190 likes | 426 Views
EMK 310. ii. Microprocessor system terminology (Bolton, Sections 1.7 and 1.8). 1.7 Microprocessor system. Microprocessor systems are made of: Microprocessor (CPU) Memory Memory for instructions Memory for data Interface ports Standard interfaces include RS232 (serial communication) I2C
E N D
EMK 310 ii. Microprocessor system terminology (Bolton, Sections 1.7 and 1.8)
1.7 Microprocessor system • Microprocessor systems are made of: • Microprocessor (CPU) • Memory • Memory for instructions • Memory for data • Interface ports • Standard interfaces include RS232 (serial communication) • I2C • CAN • SPI • Analogue inputs / outputs • Digital inputs / outputs
1.7 Microprocessor system • Buses: • Data bus: The bus carrying all the data. (To prevent communication errors tristate outputs are used when the device is off. • Address bus: Used to address specific locations in memory or used to specify the peripheral that the microprocessor wants to communicate with. • Control bus: Used to specify the action the peripheral should undertake. I.e. Specify whether the device should read or write.
1.7 Microprocessor system • Typical Microprocessor system:
1.8 Microprocessor (CPU) • Responsible for executing arithmetic and logic operations. • General architecture is given in the figure below:
1.8 Microprocessor (CPU) • The main components of a microprocessor include: • Arithmetic and logic unit (ALU) • Registers • Control unit
1.8 Microprocessor (CPU) • Important registers: • Accumulator • Flag register / status register / condition code reg. • Program counter reg. (PC) / instruction pointer (IP)
1.8 Microprocessor (CPU) • Important registers: • General purpose register – temporary storage • Memory address register – storage of addresses used for later computations • Stack pointer register – used to store return addresses when subroutines are called • Special purpose register – re-allocate index • Instruction register – stored for decoding
1.8 Microprocessor (CPU) • Example:
Additional notes on IEEE floating point formats.(Appendix iv) • Self study!
1.9 Execution cycle and timing diagrams. (Bolton, Section 1.9) • Steps: • Fetch • Get operator code from memory via the data bus • Store code in instruction register • Decode – determine the nature of the operation • Fetch – further data • Execute
1.9 Timing diagrams • Timing:
1.9 Timing conditions • Conditions:
1.10 Memory • ROM: • Masked ROM • Preprogrammed ROM • PROM • Programmable ROM • EPROM • Erasable and programmable ROM • EEPROM • Electrically erasable PROM
1.10 Memory • RAM: • SRAM • Static RAM • DRAM • Dynamic RAM • Chip select
1.12 CISC / RISC • CISC: • Complex instruction set computing • RISC: • Reduced instruction set computing