EC electronic status

1. EC electronicstatus S. Ahmad, P. Barrillon, S.Blin, D. Cuisy, S. Dagoret-Campagne, P. Dinaucourt, R. Sliwa, JL. Socha (LAL) A. Ebersoldt (KIT) EUSO-Balloon 9th progress meeting November 9th2012 - Napoli

2. Outline Reminders History EC-front unit status EC_ASIC status What next ?

3. Reminder: EC-front unit UV filter MAPMT MAPMT MAPMT • Per EC unit: • 1 EC-DYNODE board • 4 EC-ANODE boards • 1 EC-HV boards Flexible pcb toward EC-back HV cables toward HV box • 3 different PCBs: • First one (EC DYNODE board) allows to reroute half of the dynodes of 1 MAPMT so that they are aligned perpendicularly to the others. It covers the 4 MAPMTs. • Second one (EC ANODE board) covers one MAPMT but has dimensions reduced allowing a flex pcb to get out. It is used to collect signal from the anodes and send them to the ASICs. • Third one (EC HV board) covers one MAPMT. It welcomes the dynodes and supplies the HV to the EC-dynode board which transmits it to the 4 MAPMTs.

4. 6 mm outer diameter 3.1 mm inner diameter this column will be removed in the final version. Dimensions of PDM frame (old version) Radius of the corner : R2.2 17 mm 19.62 mm 19.62 mm 11 mm 6 mm Outer and inner diameters 10 and 6 mm Thickness: 1 mm 55 mm ~2 mm 53 mm 17 mm Thickness: 3 mm 51 mm 9.3 mm Front view

5. EC unit inside PDM frame Ec_dynode Ec_anode Ec_HV MAPMT MAPMT EC_dynode is 54.5 mm x 54.5mm therefore it will lay on the PDM structure where the distance goes from 55 mm to 53 mm 2 adjacent EC_anodes soldered to the MAPMT pins (going through holes of the EC_dynode) should fit in 53 x 53 mm The EC_HV soldered to extensions coming from the EC_dynode should fit also in the 53 x 53 mm

6. Reminder: EC_ASIC board 120 pins ASIC A ASIC B ASIC C ASIC D ASIC E ASIC F Volume for Electronics: EC_asic, HVPS, PDM board A B C D E F 68 pins 68 pins 68 pins 68 pins 68 pins 68 pins MAPMT PDM Frame With EC_front • 6 EC_ASIC board grouped by pairs • Each board has: • 3 ASICs, with their associated passive components, on each side of the pcb • 6 connectors (68 pins: 64 anodes + 4 gnd) on top side • 1 connector (120 pins) on top side

7. EC front unit history and status • First version of the EC front unit boards design was finished in May 2012 • Production of the equivalent of one PDM (+ spares) in July 2012 for TA. Few of the spares were dedicated to EUSO-Balloon prototype. • End of July, mechanical prototype of EUSO-Balloon showed that EC_anodes and EC_HV were too large to fit in the mechanical frame • EC_anodes were modified by removing lateral parts of the pcb with no routing, end of July • EC_HV were modified by reducing its dimensions, in September • Before receiving the electrical prototype, it was discovered that the connectors of the EC_anodes would be on the wrong side of the pcb in the current possible assembly and design of the pcbs. • The simplest way to cure this problem was found to be a rotation of the MAPMT print by 90° on the pcb. This implicates the re-production of all ec_anodes (straight and curved). The modifications have been applied these last days. • Nonetheless the EC_anodes in their first version are usable to test prototype electrical functionalities. It will be done with the electrical prototype in the coming weeks.

8. Problem spotted The connectors of a pair of EC_anodes (straight and curved) have to face each other to be plugged to 2 different EC_ASIC boards like the drawing on the right. In the current version of the EC_anodes… it is the inverse ! Shouldbe Reallyislikethat

9. Third version of the EC_anodes and EC_HV Action: EC_anodes were corrected end of October/beginning of November Now Before 6 mm 21.7 mm 21.1 mm 48.8 mm

10. EC-front unit Electrical prototype

11. EC_ASIChistory and status • First version of the EC_ASIC board design was finished in beginning of July 2012 • Production of the equivalent of one PDM (+ spares) in July 2012 under the supervision of KIT (A.E), 2 boards are used for EUSO-Balloon electrical prototype. • The cabling of 2 boards was performed in September at KIT with ASICs packaged by MATRA in CQFP160 package. • The boards were received early October at LAL for tests with a dedicated test board. • At first all ASICs were found dead.After investigations (MATRA-LAL-KIT), it was found that the problem is due to non-steaming of the packaged ASICs and use of lead-free soldering paste (meaning high temperature cycle). For safety TA and EUSO-Balloon EC_ASIC boards shall be soldered with lead soldering paste in the future (meaning lower temperature cycle) • Simple tests have been performed so far • Checking ASICs integrity OK • Checking power consumption OK • Checking ASICs configuration (slow control and probes) OK • Checking pedestal levels (FSU,PA, VFS)OK • Checking DAC linearity (threshold setting) OK • The firmware still needs some times to be finished for the data acquisition part. It should be ready beginning of next week. • Software is pending, everything has been developed but small modifications will be needed with respect to the firmware.

12. EC_asic board • 1 connector: HIROSE FX2-120P-1.27DS • 120 pins • Header • Right angle type • Through hole E C A • 6asics SPACIROC1 • Packaging: CQFP 160 pins • 3 on each side • BOTTOM VIEW • 6 connectors: HIROSE FX2CA-68S-1.27DSA • 68 pins (64 analog signals + 4 gnd) • Receptacle • Straight type • Through hole 115 mm TOP VIEW 159 mm B F D

13. TEST-EC-ASIC 120 pins FPGA Cyclone III 5V+gnd power supply connector USB AVDD: 3V regulator VH: 1.5V regulator 3.3V regulator 2.5V regulator DVDD: 3V regulator 1.2V regulator • Main elements: • 120 pins connector to plug the EC_ASIC • Cyclone III FPGA • USB protocole to communicate with labview running PC

14. TEST-EC-ASIC top view regulators Power supplyconnector FPGA programmer connectors 40Mhz oscillator 120 pin connector FPGA USB Lemoconnector

15. Connection EC_ASIC and TEST_EC_ASIC EC-ASIC TEST_EC-ASIC regulators Power supply connector 40Mhz oscillator FPGA programmer connectors 120 pin connector USB Lemoconnectors

16. PA pedestals Similar for TA board Small dispersion

17. FSU pedestals Similar for TA board Small dispersion

18. VFS pedestals Similar for TA board Small dispersion

19. DAC_FS linearity Good linearity Similar for TA board

20. Conclusion on EC_ASIC • At first order it looks to work nicely: • All ASICs alive • We can talk to them and be understood (slow control and probe) • This means the daisy chain from first ASIC to last one works fine

21. Next steps • EC front unit: • Electrical prototype for EUSO-Balloon was received the 7th of November. It will be powered and analog signals and consumption will be checked • Depending on the results, EC_dynode will be kept unchanged • EC_anodes will be produced in their third version with no further modifications • EC_HV will be kept unchanged or reproduced in their last version with reduced dimensions • EC_ASIC: • November will be dedicated to intensive tests of TA and EUSO-Balloon boards (for cross-check) at first without EC front unit, then with it. • Interface tests with PDM board should be carried out as soon as possible (reasonably beginning of december)

22. BACK-UP SLIDES

23. EUSO Balloon EC_ASIC issues • Soldering temperature cycle at LAL • Steaming (80°C, more than 10 hours) • Oven: 4 temperature steps • With lead: 180,200,221,250°C • ASIC n°174: steaming + two soldering cycles • Asic OK • ASIC n°138: no steaming + one soldering cycle • Asic HS: no bonding • It looks like steaming is mandatory (MATRA agrees) and we probably should go to soldering paste with lead • No power consumption: • Probably all bonding wires were broken in the 6 asics • Diodes on the pad weren’t seen • No connection between two pins connected inside the asic (example vdd! pin 120 and pin79)

24. EC_ASIC routing constraints • Asic inputs: • Group by 8 consecutive anodes according to the pattern 4 by 2 • No crossing between wires for consecutive layers • Outputs: • Only two routing wires between two connector pins in order to keep a good isolation • More than one layer for the outputs routing • No crossing between inputs and data outputs • LVDS signals • Pay attention to the 40MHz clock • Be careful to power supply planes to minimize the noise spread • Choice to have two layers for gnd and avdd • Maximum isolation on critical signals

25. Configuration of the EC_ASIC Each ASIC is configured via 898 bits of slow control and 265 bits for the probe set-up. The 6 ASICs of the EC_ASIC are configured in a daisy chain mode, meaning that respectively 5388 and 1590 bits are sent for the slow control and the probes. This daisy chain is done through the signals sr_in and sr_out, the sr_out of one ASIC being the sr_in of the following ones like described in the figure bellow.