1 / 6

Adding SG-DMA core and programming

Adding SG-DMA core and programming. m 5151117 Yumiko Kimezawa. Scatter-Gather DMA controller. : Data flow : Control signal. Ethernet PHY. JTAG UART. LED. Graphic LCD. SG-DMA Controller. Filtered Data Memory. TSE MAC. LED Controller. Graphic LCD Controller.

ethan
Download Presentation

Adding SG-DMA core and programming

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. RPS Adding SG-DMA core and programming m5151117 Yumiko Kimezawa

  2. Scatter-Gather DMA controller RPS : Data flow : Control signal Ethernet PHY JTAG UART LED Graphic LCD SG-DMA Controller Filtered Data Memory TSE MAC LED Controller Graphic LCD Controller ECG Data Rom Slave CPU Slave CPU Memory Avalon Bus Master CPU TX SGDMA Timer Master CPU Memory FIR Filter Shared Memory Timer Ethernet Module PPD Module Master Module

  3. SG-DMA for Filtered Data Memto Shared MemConfig. RPS CPU Memory 32Byte SG-DMA core Control & Status Reg. Descriptor Table • Source addr • Destination addr • Next desc pointer • Bytes to transfer • Desc controller command DMA Write Block descriptor_read Descriptor Processor Block status descriptor_write status DMA Write Block command Filtered Data memory Shared Memory

  4. How the DMA descriptors are processed RPS  • Building and updating descriptor listI stored in in an on-chip memory • 2. Software writes the address of the first descriptor to the next_descriptor_pointerreg. to 1On the next clock cycle following the assertion of the RUN bitThe core sets the BUSY bit in the status reg. to 1 • 5. The descriptor processor block receives… Memory 32Byte Descriptor Table • Source addr • Destination addr • Next desc pointer • Bytes to transfer • Desc controller

  5. How the DMA descriptors are processed RPS • Building and updating descriptor listI stored in in an on-chip memory • 2. Software writes the address of the first descriptor to the next_descriptor_pointerreg. to 1On the next clock cycle following the assertion of the RUN bitThe core sets the BUSY bit in the status reg. to 1 • 5. The descriptor processor block receives… • Reference design or application note are not found • It takes much time to program software Memory 32Byte Descriptor Table • Source addr • Destination addr • Next desc pointer • Bytes to transfer • Desc controller

  6. Future Work RPS • Tasks by next week • Implementation of Scatter-Gather DMA • Finish writing background of master thesis

More Related