SEQ CPU Implementation

1. SEQ CPU Implementation

2. Outline • SEQ Implementation • Suggested Reading 4.3.2, 4.3.4

3. What we will discuss today? • The implementation of a sequential CPU (SEQ) • Every Instruction finished in one cycle. • Instruction executes in sequential • No two instruction execute in parallel or overlap

4. SEQ Hardware Structure • Stages • Fetch: Read instruction from memory • Decode: Read program registers • Execute: Compute value or address • Memory: Read or write data • Write Back: Write program registers • PC: Update program counter

5. Data memory ALU PC increment PC Write back valM Memory addrs,data valE CC Cnd CC CC Execute aluA,aluB valA, valB srcA, srcB Decode A B Register File M E M Register dstE,dstM icode:ifun, rA:rB valC valE, valM valP Instruction memory Instruction Fetch PC PC PC newPC

6. Difference between semantics and implementation • ISA • Every stage may update some states, these updates occur sequentially • SEQ • All the state update operations occur simultaneously at clock rising

8. SEQ Hardware • Blue boxes: predesigned hardware blocks • e.g., memories, ALU • Gray boxes: control logic • Describe in HCL • White ovals: labels for signals • Thick lines: 32-bit word values • Thin lines: 4-8 bit values • Dotted lines: 1-bit values

9. Fetch Logic

10. Fetch Logic • Predefined Blocks • PC: Register containing PC • Instruction memory: Read 6 bytes (PC to PC+5) • Split: Divide instruction byte into icode and ifun • Align: Get fields for rA, rB, and valC

11. Fetch Logic • Control Blocks • Instr. Valid: Is this instruction valid? • Need regids: Does this instruction have a register bytes? • Need valC: Does this instruction have a constant word? • icode|ifun: Set to “nop” if imem_error

12. Some Macros

13. Some Macros

14. nop nop nop 0 0 0 0 0 0 0 0 halt halt halt 1 1 1 1 0 0 0 0 rA rA rA rB rB rB rA rA rA rA rB rB rB rB 2 2 2 2 0 0 0 0 rrmovl rrmovl rrmovl , , , V V V rB rB rB rB rB rB rB V V V 3 3 3 3 0 0 0 0 8 8 8 8 irmovl irmovl irmovl , , , rA rA rA D D D rB rB rB rA rA rA rA rB rB rB rB D D D 4 4 4 4 0 0 0 0 rmmovl rmmovl rmmovl , , , ( ( ( ) ) ) D D D rB rB rB rA rA rA rA rA rA rA rB rB rB rB D D D 5 5 5 5 0 0 0 0 mrmovl mrmovl mrmovl ( ( ( ), ), ), rA rA rA rB rB rB fn fn fn fn rA rA rA rA rB rB rB rB 6 6 6 6 OPl OPl OPl , , , Dest Dest Dest fn fn fn fn Dest Dest Dest 7 7 7 7 jXX jXX jXX Dest Dest Dest Dest Dest Dest 8 8 8 8 0 0 0 0 call call call ret ret ret 9 9 9 9 0 0 0 0 rA rA rA rA rA rA rA A A A A 0 0 0 0 8 8 8 8 pushl pushl pushl rA rA rA rA rA rA rA B B B B 0 0 0 0 8 8 8 8 popl popl popl need_regids

15. Fetch Control Logic bool need_regids = icode in { IRRMOVL, IIRMOVL, IRMMOVL, IMRMOVL, IOPL, IPUSHL, IPOPL }; bool instr_valid = icode in { INOP, IHALT, IRRMOVL, IIRMOVL, IRMMOVL, IMRMOVL, IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL };

16. Decode & Write-Back Logic

17. Decode & Write Back Logic • Predefined Blocks • Registers File • Read ports A, B & Write ports E, M • Addresses are register IDs or F (no access)

18. Decode & Write Back Logic • Control Logic • srcA: read port address for valA {rA, %esp} • srcB: read port address for valB {rB, %esp} • dstE: write port address for valE {rB, %esp} • dstM: write port address for valM {rA} • Cnd: used to decide whether set valE (cmovXX)

19. A Source opl rA, rB Decode valA  R[rA] Read operand A rmmovl rA, D(rB) Decode valA  R[rA] Read operand A popl rA Decode valA  R[%esp] Read stack pointer jXX Dest Decode No operand call Dest Decode No operand ret Decode valA  R[%esp] Read stack pointer

20. A Source int srcA = [ icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : rA; icode in { IPOPL, IRET } : RESP; 1 : RNONE; # Don't need register ];

21. E Destination opl rA, rB Write-back R[rB]  valE Write back result rmmovl rA, D(rB) Write-back None popl rA Write-back R[%esp]  valE Update stack pointer jXX Dest Write-back None call Dest Write-back R[%esp]  valE Update stack pointer ret Write-back R[%esp]  valE Update stack pointer

22. E Destination int dstE = [ icode in { IRRMOVL, IIRMOVL, IOPL} : rB; icode in { IPUSHL, IPOPL, ICALL, IRET }: RESP; 1 : RNONE; # Don't need register ]; // not conside cmovXX

23. Execute Logic

24. Execute Logic • Predefined Blocks • ALU: implements 4 required functions and generate condition code values • CC: register with 3 condition code bits • cond: computes condition flag

25. Execute Logic • Control Logical • Set CC: Should condition code register be loaded? • ALU A: Input A to ALU {valA, valC, +4, -4} • ALU B: Input B to ALU {valB, 0} • ALU fun: What function should ALU compute?

26. ALU A Input OPl rA, rB Execute valE  valB OP valA Perform ALU operation rmmovl rA, D(rB) Execute valE  valB + valC Compute effective address popl rA Execute valE  valB + 4 Increment stack pointer jXX Dest Execute No operation call Dest Execute valE  valB + –4 Decrement stack pointer ret Execute valE  valB + 4 Increment stack pointer

27. ALU A Input int aluA = [ icode in { IRRMOVL, IOPL } : valA; icode in { IIRMOVL, IRMMOVL,IMRMOVL} : valC; icode in { ICALL, IPUSHL } : -4; icode in { IRET, IPOPL } : 4; # Other instructions don't need ALU ];

28. ALU Operation opl rA, rB Execute valE  valB OP valA Perform ALU operation rmmovl rA, D(rB) Execute valE  valB + valC Compute effective address popl rA Execute valE  valB + 4 Increment stack pointer jXX Dest Execute No operation call Dest Execute valE  valB + –4 Decrement stack pointer ret Execute valE  valB + 4 Increment stack pointer

29. ALU Operation / Condition Set int alufun = [ icode == IOPL : ifun; 1 : ALUADD; ]; Bool set_cc = icode in { IOPL };

30. Memory Logic

31. Memory Logic • Predefined Blocks • Memory: Reads or writes memory word

32. Memory Logic • Control Logical • Mem. read: should word be read? • Mem. write: should word be written? • Mem. addr.: Select address {valA, valE} • Mem. data.: Select data {valA, valP}

33. Memory Memory Memory Memory valM  M4[valA] M4[valE]  valP M4[valE]  valA valM  M4[valA] Write return value on stack Read from stack Write value to memory Read return address Memory Address opl rA, rB Memory No operation rmmovl rA, D(rB) popl rA jXX Dest Memory No operation call Dest ret

34. Memory Address int mem_addr = [ icode in { IRMMOVL, IPUSHL, ICALL, IMRMOVL } : valE; icode in { IPOPL, IRET } : valA; # Other instructions don't need address ];

35. Memory Memory Memory Memory valM  M4[valA] M4[valE]  valP M4[valE]  valA valM  M4[valA] Write return value on stack Read from stack Write value to memory Read return address Memory Read opl rA, rB Memory No operation rmmovl rA, D(rB) popl rA jXX Dest Memory No operation call Dest ret

36. Memory Read/Write bool mem_read = icode in { IMRMOVL, IPOPL, IRET }; bool mem_write = icode in { IRMMOVL, IPUSHL, ICALL };

37. PC Update Logic • New PC • Select next value of PC

38. PC update PC update PC update PC update PC update PC update PC  valM PC  valC PC  valP PC  Bch ? valC : valP PC  valP PC  valP Update PC Update PC Set PC to return address Update PC Set PC to destination Update PC PC Update OPl rA, rB rmmovl rA, D(rB) popl rA jXX Dest call Dest ret

39. PC Update int new_pc = [ icode == ICALL : valC; icode == IJXX && Cnd : valC; icode == IRET : valM; 1 : valP; ];

41. SEQ Summary • Implementation • Express every instruction as series of simple steps • Follow same general flow for each instruction type • Assemble registers, memories, predesigned combinational blocks • Connect with control logic

42. SEQ Summary • Limitations • Too slow to be practical • In one cycle, must propagate through instruction memory, register file, ALU, and data memory • Would need to run clock very slowly • Hardware units only active for fraction of clock cycle