1 / 1

Cross-section SEM showing buried nanowires in the ceramic matrix.

NIRT: Computing with quantum dots, nanowires and nanodiodes (CCF 0506710) S. Bandyopadhyay 1 , W. Lu 2 and K. L. Wang 3 1 Virginia Commonwealth University, Richmond, VA 2 University of Michigan, Ann-Arbor, MI 3 University of California, Los Angeles, CA.

gabi
Download Presentation

Cross-section SEM showing buried nanowires in the ceramic matrix.

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. NIRT: Computing with quantum dots, nanowires and nanodiodes (CCF 0506710)S. Bandyopadhyay1, W. Lu2 and K. L. Wang31Virginia Commonwealth University, Richmond, VA2University of Michigan, Ann-Arbor, MI3University of California, Los Angeles, CA Fabrication approach at UCLA: An array of buried quantum dots that are resistively and capcitively coupled to nearest neighbors. The conduction characteristics are expected to display negative differential resistance (NDR). • The objective of this research is to develop a quantum neuromorphic network (QNN) that is capable of memory and logic functions, as well as signal processing. • The basic architecture can be implemented with an array of metallic nanoparticles intergrated with underlying nanowires that exhibit negative differential resistance. • Each nanowire is resistively and capacitively coupled to its nearest neighbors. The coupling elements determine the speed and power. Speed and power figures exceed the SIA roadmap for 2015 when calculated with experimentally measured coupling resistances and capacitances. • This architecture is capable of performing associative memory, Boolean logic and image processing functions. • References: • V. P. Roychowdhury, et al, IEEE Trans. Elec. Dev., 43, 1688 91996). • V. P. Roychowdhury, et al., Proc. IEEE, 85, 574 (1997) • K. Karahaliloglu, et al., IEEE Trans. Elec. Dev., 50, 1610 (2003). • S. Bandyopadhyay, et al., IEE Proc. Circuits, Dev. Syst., 152, 85 (2005). Measured S-type non-linearity in self assembled nanowires showing NDR with a peak-to-valley ratio of 19;1 at room temperature. Example of grey-scale image processing. Pixel brightness is converted to voltage levels across a nanowire (1 nanowire = 1 pixel) and the system is allowed to relax. The steady state response corresponds to edge enhancement detection. Fabrication approach at VCU: A nanoporous ceramic matrix is self assembled by anodizing aluminum in 0.3M oxalic acid. This results in the formation of a porous alumina film on the surface containing a hexagonal close packed array of 50-nm diameter pores (AFM shown). The pores are filled up with a semiconductor to produce nanowires that are isolated from each other by the intervening alumina. The measured coupling resistances are about 640 kW and the coupling capacitance is about 5 aF. Multiple NDR peaks in a different set of nanowires at room temperature. Application in color image processing. Color smoothing: The difference between black and white is gradually diminishing. Requires multiple NDR peaks. Cross-section SEM showing buried nanowires in the ceramic matrix.

More Related