Download
1 / 48
510 likes | 767 Views
Digital CMOS Logic Circuits. 1. Figure 10.1 Digital IC technologies and logic-circuit families. Figure 10.2 Typical voltage transfer characteristic (VTC) of a logic inverter, illustrating the definition of the critical points.
E N D
Figure 10.1 Digital IC technologies and logic-circuit families.
Figure 10.2 Typical voltage transfer characteristic (VTC) of a logic inverter, illustrating the definition of the critical points.
Figure 10.3 Definitions of propagation delays and switching times of the logic inverter.
Figure 10.4 (a) The CMOS inverter and (b) its representation as a pair of switches operated in a complementary fashion.
Figure 10.5 The voltage transfer characteristic (VTC) of the CMOS inverter when QN and QP are matched.
Figure 10.6 Circuit for analyzing the propagation delay of the inverter formed by Q1 and Q2, which is driving an identical inverter formed by Q3 and Q4.
Figure 10.7 Equivalent circuits for determining the propagation delays (a)tPHL and (b)tPLH of the inverter.
Figure 10.8 Representation of a three-input CMOS logic gate. The PUN comprises PMOS transistors, and the PDN comprises NMOS transistors.
Figure 10.11 Usual and alternative circuit symbols for MOSFETs.
Figure 10.15 Realization of the exclusive-OR (XOR) function: (a) The PUN synthesized directly from the expression in Eq. (10.25). (b) The complete XOR realization utilizing the PUN in (a) and a PDN that is synthesized directly from the expression in Eq. (10.26). Note that two inverters (not shown) are needed to generate the complemented variables. Also note that in this XOR realization, the PDN and the PUN are not dual networks; however, a realization based on dual networks is possible (see Problem 10.27).
Figure 10.16 Proper transistor sizing for a four-input NOR gate. Note that n and p denote the (W/L) ratios of QN and QP, respectively, of the basic inverter.
Figure 10.17 Proper transistor sizing for a four-input NAND gate. Note that n and p denote the (W/L) ratios of QN and QP, respectively, of the basic inverter.
Figure 10.19 (a) The pseudo-NMOS logic inverter. (b) The enhancement-load NMOS inverter. (c) The depletion-load NMOS inverter.
Figure 10.20 Graphical construction to determine the VTC of the inverter in Fig. 10.19.
Figure 10.21 VTC for the pseudo-NMOS inverter. This curve is plotted for VDD = 5 V, Vtn = –Vtp = 1 V, and r = 9.
Figure 10.23 Conceptual pass-transistor logic gates. (a) Two switches, controlled by the input variables B and C, when connected in series in the path between the input node to which an input variable A is applied and the output node (with an implied load to ground) realize the function Y = ABC. (b) When the two switches are connected in parallel, the function realized is Y = A(B + C).
Figure 10.24 Two possible implementations of a voltage-controlled switch connecting nodes A and Y: (a) single NMOS transistor and (b) CMOS transmission gate.
Figure 10.25 A basic design requirement of PTL circuits is that every node have, at all times, a low-resistance path to either ground or VDD. Such a path does not exist in (a) when B is low and S1 is open. It is provided in (b) through switch S2.
Figure 10.26 Operation of the NMOS transistor as a switch in the implementation of PTL circuits. This analysis is for the case with the switch closed (vC is high) and the input going high (vI = VDD).
Figure 10.27 Operation of the NMOS switch as the input goes low (vI = 0 V). Note that the drain of an NMOS transistor is always higher in voltage than the source; correspondingly, the drain and source terminals interchange roles comparison to the circuit in Fig. 10.26.
Figure 10.28 The use of transistor QR, connected in a feedback loop around the CMOS inverter, to restore the VOH level, produced by Q1, to VDD.
Figure 10.29 Operation of the transmission gate as a switch in PTL circuits with (a)vI high and (b) vI low.
Figure 10.30 Realization of a two-to-one multiplexer using pass-transistor logic.
Figure 10.31 Realization of the XOR function using pass-transistor logic.
Figure 10.32 An example of a pass-transistor logic gate utilizing both the input variables and their complements. This type of circuit is therefore known as complementary pass-transistor logic or CPL. Note that both the output function and its complement are generated.
Figure 10.33 (a) Basic structure of dynamic-MOS logic circuits. (b) Waveform of the clock needed to operate the dynamic logic circuit. (c) An example circuit.
Figure 10.34 (a) Charge sharing. (b) Adding a permanently turned-on transistor QL solves the charge-sharing problem at the expense of static power dissipation.
Figure 10.35 Two single-input dynamic logic gates connected in cascade. With the input A high, during the evaluation phase CL2 will partially discharge and the output at Y2 will fall lower than VDD, which can cause logic malfunction.
Figure 10.36 TheDomino CMOS logic gate. The circuit consists of a dynamic-MOS logic gate with a static-CMOS inverter connected to the output. During evaluation, Y either will remain low (at 0 V) or will make one 0-to-1 transition (to VDD).
Figure 10.37 (a) Two single-input domino CMOS logic gates connected in cascade. (b) Waveforms during the evaluation phase.
Figure 10.38 Capture schematic of the CMOS inverter in Example 10.5.
Figure 10.39 Input–output voltage transfer characteristic (VTC) of the CMOS inverter in Example 10.5 with mp/mn = 1 and mp/mn = 4.
Figure 10.40 (a) Output voltage, and (b) supply current versus input voltage for the CMOS inverter in Example 10.5 with mp/mn = 1 and mp/mn = 4.
Figure 10.41 Transient response of the CMOS inverter in Example 10.5 with mp/mn = 1 and mp/mn = 4.
