1 / 40

Chapter 12 Three System Examples

Explore the architecture and design features of the X86, PowerPC, and IBM System 360/370/390/zSeries family of computer systems. Learn about their CPUs, registers, addressing modes, and advanced design features.

gravesl
Download Presentation

Chapter 12 Three System Examples

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Chapter 12Three System Examples The Architecture of Computer Hardware and Systems Software: An Information Technology Approach 3rd Edition, Irv Englander John Wiley and Sons 2003

  2. Three System Examples • X86 Family • PowerPC • IBM System 360/370/390/zSeries Family Chapter 12 Three System Examples

  3. The X86 Family • System Overview • The CPU • Registers • Instruction Set • Addressing Modes • Advanced Design Features • CPU Organization • The IA-64 Itanium Architecture Chapter 12 Three System Examples

  4. System Overview • Bus-oriented system I/O • Nonmaskable interrupts • Emergency situations • Single maskable interrupt • Supports 32 prioritized interrupts • IRQ0 to IRQ31 • Upon receiving an interrupt, the CPU reads an address on the data lines that is used to jump to the interrupt routine Chapter 12 Three System Examples

  5. The CPU • Downward software compatibility • Disabled protected mode • Compatible with the original 8088 architecture • Original Intel 8088 CPU • 16-bit processing and registers • 16-bit internal data bus • 8-bit external data bus • 20-bit memory addressing – 1Mbyte total • Current Pentium CPUs • 256-bit internal data bus • 64-bit external data bus • 2 levels of memory caching • Added floating point, multimedia, virtual storage, and multitasking support Chapter 12 Three System Examples

  6. Registers • 8088, 8086, 80286 • 8 general-purpose registers • 4 segment registers • 1 flag register • Instruction pointer, and various control registers • 80386 – added 2 segment registers • 80486 • 8 80-bit floating point registers • Various floating point control registers • Pentium MMX • added registers for multimedia support • Pentium III • 8 128-bit SIMD registers and control register Chapter 12 Three System Examples

  7. General Purpose Registers Chapter 12 Three System Examples

  8. Data transfer Integer arithmetic Branch Bit manipulation, rotate and shift String manipulation Input / Output Flag Instructions added in later processors Floating point MMX SIMD Instruction Set and Format Chapter 12 Three System Examples

  9. Chapter 12 Three System Examples

  10. Addressing Modes • Register • Immediate • Direct Addressing • Register Deferred Addressing • Base Addressing • Indexed Addressing • Base Indexed Addressing Chapter 12 Three System Examples

  11. Real Mode vs. Protected Mode Real Mode Protected Mode Chapter 12 Three System Examples

  12. Advanced Design Features • Protected Mode • Virtual storage support • Memory management • Multitasking support through efficient task switching • Virtual 8086 Mode • Can only be used when protected mode is activated • Calculates addresses the same way as real mode • Allows the system to run several 8086 tasks at once Chapter 12 Three System Examples

  13. X86 Protection Levels Chapter 12 Three System Examples

  14. CPU Organization • Early processors • Pipelined instruction fetch unit • Single integer execution unit • Current processors • Modern superscalar, pipelined design • Instruction decoder creates an intermediate set of micro-operations, μops • μops translate variable length and complex instructions into a 3-operand fixed length format Chapter 12 Three System Examples

  15. IA-64 Itanium Architecture • EPIC Architecture • Incorporates entire X86 instruction set and memory model • 128 65-bit registers for programs • 128 80-bit floating point registers • 8 64-bit branch registers • 64 1-bit predicate registers • Instead of instruction reordering, speculation and predication is used for branch predictions • IA-64 Mode • 64-bit logical addresses • 63-bit physical addresses Chapter 12 Three System Examples

  16. The PowerPC • System Overview • The CPU • Registers • Instruction Set • Addressing Modes • Advanced Design Features • CPU Organization Chapter 12 Three System Examples

  17. System Overview • Developed by Apple, Motorola, and IBM • Bus-oriented I/O architecture that can be interfaced with standard buses of other personal computers • Permits system components, bus adapters, and devices developed for other computers to be used with the PowerPC processor • Prioritized multi-level internal interrupts Chapter 12 Three System Examples

  18. The CPU • RISC design • 32-bit implementation • 32-bit registers and addressing • Up to 36-bit physical and 52-bit virtual addresses • 64-bit implementation • 64-bit registers and addressing • Superscalar design • Only 40 bits of interface to physical storage • Can run programs written for the 32-bit implementation • Supports floating point calculations, memory caching, and virtual memory • More current implementations also support vector processing Chapter 12 Three System Examples

  19. PowerPC Processor Characteristics Chapter 12 Three System Examples

  20. Registers • 32 general purpose registers • 32 floating point registers • Link register • Count register • Condition register • Fixed and floating point status registers • 7400 processor series • 32 128-bit vector processing registers • 2 vector control registers Chapter 12 Three System Examples

  21. PowerPC User Registers Chapter 12 Three System Examples

  22. Instruction Set • Integer • Floating point • Load / Store • Flow Control • Processor Control • Memory Control • 15 Different instruction formats • No specifically designed I/O instructions because PowerPC uses memory mapped I/O Chapter 12 Three System Examples

  23. Typical Instruction Formats Chapter 12 Three System Examples

  24. Addressing Modes Chapter 12 Three System Examples

  25. Address Translation Mechanisms Chapter 12 Three System Examples

  26. Advanced Design Features • Two levels of system access • Supervisor (privileged) state • User (problem) state • Memory is protected at the segment, page, and block levels • “Hint” bits in branching instructions aid in making accurate branch predictions Chapter 12 Three System Examples

  27. CPU Organization • Superscalar, pipelined design • Cache memory is standard • Execution units in the PowerPC 4751 CPU Chapter 12 Three System Examples

  28. The IBM 360/370/390/zSeries • Architectural Evolution of 360/370/390/zSeries Computers • The CPU • S/390 Registers • Instruction Set • Addressing Modes • Advanced Features • CPU Organization • S/390 Block Diagram Chapter 12 Three System Examples

  29. Architectural Evolution of 360/370/390/ zSeries Computers Chapter 12 Three System Examples

  30. The CPU • Architecture is compatible for every model of the zSeries • 24-bit, 31-bit, and 64-bit addressing • 16 address space registers permits access to one of fifteen 16EByte spaces • Present and previous Program Status Word (PSW) formats are supported • 64-bit partitioned, segmented, and paged virtual storage and cache memory Chapter 12 Three System Examples

  31. zSeries Specifications Chapter 12 Three System Examples

  32. S/390 Registers • 16 64-bit general purpose registers • 16 64-bit floating point registers • 16 special 64-bit control registers • 16 access registers • Time-of-day clock register • Timer register • Clock comparator register • Prefix register • 128-bit Program Status Word (PSW) Chapter 12 Three System Examples

  33. zSeries User Registers Chapter 12 Three System Examples

  34. Instruction Set • All zSystem instructions are 16 bits, 32 bits, or 64 bits in length • General instructions • Data transfer • Integer arithmetic and logical operations • Branches • Shifts • Decimal Instructions • Floating point instructions • Control instructions Chapter 12 Three System Examples

  35. Addressing Modes • Immediate • Register • Storage • Also known as base offset addressing • Storage Indexed • Similar to storage addressing with the addition of an index value Chapter 12 Three System Examples

  36. Address Translation Mechanisms Chapter 12 Three System Examples

  37. Real-to-Absolute Translation Chapter 12 Three System Examples

  38. Advanced Features • Many features can be enabled or disabled with simple control register instructions • Clock synchronization between systems • Cluster support with data integrity control and workload balancing • Built-in diagnostics that can shift work from one CPU to another • Multiple forms of hardware system protection • System Protection Features • Supervisory state • Problem state • Storage access protection is provided at the address space, segment, and page levels • Integrated cryptographic facility • Firewall protection Chapter 12 Three System Examples

  39. CPU Organization • S/360 and S/370 • Traditional control unit – arithmetic/logic unit model • More current processors • Modern CPU design with multiple fetch and execution units Chapter 12 Three System Examples

  40. S/390 System Block Diagram Chapter 12 Three System Examples

More Related