1 / 13

Advancements in CMOS Sensor Technology: VTX Session Highlights

Explore cutting-edge research in CMOS sensor technology from the VTX session featuring DEPFET, CCD, and UK-CMOS reports. Learn about the innovative designs, low power consumption, and pixel matrix integration achieved by experts in the field.

handreas
Download Presentation

Advancements in CMOS Sensor Technology: VTX Session Highlights

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Highlights from the VTX session Marc Winter & Massimo Caccia • R&D reports: • DEPFET (M. Trimpl) • CCD (S. Hillert) • UK-CMOS (J.Velthuis) • Continental-CMOS @Strasbourg (A. Besson) • Continental-CMOS @ DESY (D. Contarato) • Impact parameter study (G. Goetz) & discussion

  2. MIP source top gate drain clear bulk n+ p+ p+ n+ n+ p n s i internal gate x a + - - y - - - r t - - e + m - m y s + - n + - p+ rear contact About the DEPFET pixels ~1µm 50 µm • FET-Transistor integrated in every pixel(first amplification) • Electrons are collected in „internal gate“ and modulate the transistor-current + Signal charge removed via clear contact • No charge transfer • Very limited power consumption (~ 5W for the full VD)

  3. Reset Switcher Gate Switcher I→U CURO II ADCs XILINX System integration of a 64x128 pixel matrix accomplished row wise selection with Switcher

  4. first results • 20 x 25 m2, double metal matrix • SiLAB logo through a 75µm thick tungsten mask • 55Fe spectra observed; analysis on the way • the steering chip (the SWITCHER) characterized and tested up to 80 MHz (~ 1 mW/channel @ 30 MHz) • the read-out chip (the CURO) clocked up to 110 MHz: noise & threshold dispersion according to the specs (~2.8 mW/channel @ 50 MHz) • The Next Big Thing: design and produce a 512 x 512 matrix

  5. bump bonding performed by VTT (Finland) • connecting to CCD channels at effective pitch of 20mm possible by staggering of solder bumps 750 x 400 pixels 20 m pitch Signal from a 55Fe source observed CPR1 CPR1 CCD news: the first Column parallel sensor and readout chip have been bump-bonded

  6. More from the LCFI-CCD collaboration: • mechanics of the ladder: semi-supported silicon, thinned to epitaxial layer (> 20 mm), glued to substrate, e.g. beryllium, carbon fibre composites, ceramics, foams. •  BASELINE THICKNESS ~0.1%X0 /layer • early studies on an alternative detector concept to avoid possible problems related to RF-pickup (Image Sensor with In-situ Storage (ISIS)) (NEW PROJECT! JOIN IN!)

  7. Row decoder/control 3MOS des. A 4MOS des. A CPA des. A FAPS des. A 3MOS des. B 4MOS des. B FAPS des. B 3MOS des. C 4MOS des. C CPA des. B FAPS des. C 3MOS des. D 4MOS des. D CPA des. C Columnamplifiers FAPS des. D Column decoder/control 3MOS des. E 4MOS des. E FAPS des. E 3MOS des. F 4MOS des. F CPA des. D 5.8 mm UK-CMOS The APS2 chip • 4 pixel types, various flavours • Std 3MOS [3T] • 4MOS (CDS) [4T] • CPA (charge amp) • FAPS (10 deep pipeline) • 3MOS & 4MOS: 64x64, 15m pitch, 8m epi-layer  MIP signal ~600 e- Design: R. Turchetta (RAL)

  8. Tests on the 3MOS and 4MOS structures with a radioactive source: • seed pixel • 3x3 cluster • 5x5 cluster Event display spectrum • Out of 12 substructures 7 feature a S/N > 20 • Two structures problems in fabrication • Bad pixels: 1-2% • Preliminary results on irradiation up to 1015 p/cm2 promising

  9. Continental CMOS @ Strasbourg The MIMOSA family • The new baby is called MIMOSA-9: • AMS 0.35 m OPTO-technology •  20 m thick epi-layer • (the sensitive layer!) • cells with 20, 30, 40 m pitch • tested at the CERN SPS- 120 GeV  beam: S/N peak ~ 24

  10. Summary table of the results: A relevant result since a high efficiency and a fair resolution (~ 5 m level) for a moderate granularity cannot be assumed for granted in CMOS sensors

  11. Backthinning the MIMOSA-V (Ires and SUCIMA): A 1 Mpixel radiation sensor backthinned to 15 m First results: • Backthinned • standard thickness Sensitivity to low energy electrons Energy loss spectrum at the test beam

  12. Continental CMOS @ DESY Test beams of the MIMOSA family • electron beams up to 6 GeV • event rate ~ 5 Hz /cm2 • first tests on the MIMOSA-V chips in August 2004

  13. Simulation of the temperature profiles along a module And tests with an evaporative C3F8 coolant (a’ la ATLAS) ongoing

More Related