1 / 18

V2C DBE and Correlator Meeting @ Wettzel 21th. March, 2009

V2C DBE and Correlator Meeting @ Wettzel 21th. March, 2009. Current Status of Developments of Digital Backend Systems at NICT Kashima. Atsutoshi Ishii *4,1,5 , Kazuhiro Takefuji *1 , Hiroshi Takeuchi *2 , Moritaka Kimura *1 , Tetsuro Kondo *1,3 and Yasuhiro Koyama *1

hcorona
Download Presentation

V2C DBE and Correlator Meeting @ Wettzel 21th. March, 2009

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. V2C DBE and Correlator Meeting @Wettzel 21th. March, 2009 Current Status of Developments of Digital Backend Systems at NICT Kashima Atsutoshi Ishii *4,1,5 ,Kazuhiro Takefuji *1, Hiroshi Takeuchi*2, Moritaka Kimura *1, Tetsuro Kondo *1,3 and Yasuhiro Koyama *1 *1 National Institute of Information and Communications Technology, Japan *2 ISAS/JAXA *3 Ajou University, Korea *4 Geographical Survey Institute, Japan *5 Advanced Engineering Services Co.,Ltd.

  2. K5 systems Data Acquisition System VSSP:versatile sampling and signal processor VSI:Versatile Scientific Interface or : VLBI standard interface

  3. K5/VSSP samplers

  4. K5/VSI samplers

  5. K5/VSI samplers

  6. Block Diagram of ADS3000

  7. Block Diagram of ADS3000+ Analog InputDC - 2.5GHz Writable FPGA via Ethernet

  8. Inside ADS3000+ A/D converter 8bit, 2048MHz, 2ch OR 8bit, 4096MHz, 1ch FPGA Xilinx Virtex5 XC5VLX110-3 FPGA Xilinx Virtex5 XC5VLX220-2

  9. ADS3000+ Front Panel LCD display Status LEDs Operation SW Back Panel VSI output x 4 RS232C Ethernet

  10. ADS3000  ADS3000+ • Adopting faster AD sampler chip (e2v EV8AQ160) • Replacing one FPGA with two high performance FPGAs • Rewritable FPGA program through the Ethernet interface • Support multi channel DBBC (digital baseband converter)

  11. 4Gsps sampling test Ethernet RF IN ADS3000+ (8bit, 4096MHz, 1ch MODE) From Internal Buffer (1 Mbit ) SG (Signal Generator) CW : 100 – 3000 MHz Step Freq. : 100 MHz

  12. 4Gsps sampling test Relative Power [dB] CW Signals from Second Nyquist Zone

  13. Fringe test using ADS3000+ 12, Feb, 2009 ・Station : KASIMA34m – MARBLE1 ・Source : 3C84, TaurusA ・Frequency : 8192 ‐ 8630 MHz ( Band width 438MHz) ・Sampling rate : 2048 MHz, 1bit

  14. Fringe test using ADS3000+ KASHIMA34m ADS3000+ K5/VSI Recorder MARBLE 1

  15. First Fringes using ADS3000+ Consistent with a priori 3C84 Consistent with a priori TauA It was confirmed that data was acquired with coherence had been maintained.

  16. Summary • Latest sampler ADS3000 + is under development. • The fringe test using ADS3000+ has succeeded. • Future task for ADS3000+ development • Programming of FPGA for DBBC. • Plan to Equip with 10 Gigabit Ethernet and USB 3.0 IF.

  17. Vielen Dank !

  18. DBBC Diagram of ADS3000+ Filter coefficient memory Parameter • Frequency can be obtained flexibly • by a tunable NCO(numerically controlled oscillator) • Bandwidth is selectable 2, 4, 8, 16 MHz

More Related