1 / 10

An Operating System for Reconfigurable Computers

An Operating System for Reconfigurable Computers. Brandon Hamilton MSc – University of Cape Town. Supervisor – Prof. Michael Inggs (UCT) Co-supervisors – Dr. Alan Langman (SKA) Dr. Hayden So (HKU). Reconfigurable Computers. ASIC Specific Parallel High performance. CPU General

ida
Download Presentation

An Operating System for Reconfigurable Computers

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. An Operating System for Reconfigurable Computers Brandon Hamilton MSc – University of Cape Town Supervisor – Prof. Michael Inggs (UCT) Co-supervisors – Dr. Alan Langman (SKA) Dr. Hayden So (HKU)

  2. Reconfigurable Computers ASIC Specific Parallel High performance CPU General Sequential Lower performance FPGA Programmable logic devices in a system design Hardware-based logic can be changed to perform various tasks Reconfigurable devices can be configured to provide the best match for the computational requirements at that specific time, giving much better area – speed – power performance.

  3. Reconfigurable Open Architecture Computing Hardware

  4. Benefits of an Operating System • Operating System support • File system • Network • Familiar to both Software and Hardware engineers • Design language independent

  5. BORPH • Berkeley Operating System for ReProgrammableHardware • Treats reconfigurable hardware as computational resources • UNIX interface to hardware designs • Hardware processes

  6. BORPH

  7. Using BORPH • Generate BOF file (Simulinktoolchain) • Bitstream • User defined hardware constructs • Execute BOF process • Configures FPGA • IOREG virtual files • Read/Write to user defined hardware constructs

  8. Porting BORPH • Port and install bootloader • Das U-Boot • Device Specific code • Configuration of FPGA • Interface to FPGA and other hardware • IOREG interface to READ/WRITE • Update to latest mainstream kernel • Adapt Simulinktoolchain and system generator

  9. Further Research • Hardware Accelerator model • Hardware/Software interface • Shared Memory • Memory Access patterns • Cache coherency

  10. Thank you References • H. K.-H. So and R. Brodersen, "A Unified Hardware/Software Runtime Environment for FPGA-Based Reconfigurable Computers using BORPH," ACM Transactions on Embedded Computing Systems (TECS), Volume 7, Issue 2, Feb, 2008, New York, NY, USA. • H. K.-H. So, "Runtime Filesystem Support for Reconfigurable FPGA Hardware Processes in BORPH," In Proceedings of the Sixteenth Annual IEEE Symposium on Field-Programmable Custom Computing Machine, Apr. 2008.

More Related