1 / 18

Introduction to Sequential Logic Design

Introduction to Sequential Logic Design. Flip-flops. Prev…. Latches S-R S-bar-R-bar S-R with enable signal D. FF vs. Latch. Latches and flip-flops (FFs) are the basic building blocks of sequential circuits.

idra
Download Presentation

Introduction to Sequential Logic Design

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Introduction to Sequential Logic Design Flip-flops

  2. Prev… • Latches • S-R • S-bar-R-bar • S-R with enable signal • D

  3. FF vs. Latch • Latches and flip-flops (FFs) are the basic building blocks of sequential circuits. • latch: bistable memory device with level sensitive triggering (no clock), watches all of its inputs continuously and changes its outputs, independent of a clocking signal. • flip-flop: bistable memory device with edge-triggering (with clock), samples its inputs, and changes its output only at times determined by a clocking signal.

  4. Edge triggered D Flip-Flop • A D FF combines a pair of D latches. Master/slave • D FF • Positive-edge-triggered D FF • Negative-edge-triggered D FF • Edge-Triggered D FF with Enable • Scan FF

  5. Positive-Edge-triggered D flip-flop

  6. Dynamic-input indicator Positive-Edge-triggered D flip-flop

  7. Edge-triggered D flip-flop behavior

  8. Edge-triggered D flip-flop behavior

  9. Edge-triggered D flip-flop behavior

  10. D flip-flop timing parameters • Propagation delay (from CLK) • Setup time (D before CLK) • Hold time (D after CLK)

  11. D FF with asynchronous inputs Force the D FF to a particular state independent of the CLK and D inputs. PR (Preset) and CLR (Clear)

  12. Negative-edge triggered D FF • Simply inverts the clock input. Active low.

  13. Negative-edge triggered D FF • Simply inverts the clock input. Active low.

  14. J-K flip-flops

  15. T (toggle) flip-flops • A T FF changes state on every tick of the clock. (be toggled on every tick) • Q has precisely half the frequency of the T. • Important for counters • Positive-edge-triggered T FF • How to build T FF using J-K FF and D FF?

  16. T (toggle) flip-flops with enable • How to build a T FF with enable using? • D FF • J-K FF

  17. T (toggle) flip-flops with enable

  18. Next… • FSM analysis • Read Ch-7.3

More Related