1 / 26

ECE 340 ELECTRONICS I

ECE 340 ELECTRONICS I. MOS APPLICATIONS AND BIASING. MOSFET REGIONS OF OPERATION. CUT OFF LINEAR, OHMIC, TRIODE SATURATION. CUT OFF REGION OF OPERATION. LINEAR, OHMIC, TRIODE REGION OF OPERATION. SATURATION REGION OF OPERATION. MOSFET CHARACTERISTICS. 1.5mA. I D. 1.0mA. v GS3.

ilandere-wauters
Download Presentation

ECE 340 ELECTRONICS I

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. ECE 340ELECTRONICS I MOS APPLICATIONS AND BIASING

  2. MOSFET REGIONS OF OPERATION • CUT OFF • LINEAR, OHMIC, TRIODE • SATURATION

  3. CUT OFF REGION OF OPERATION

  4. LINEAR, OHMIC, TRIODE REGION OF OPERATION

  5. SATURATION REGION OF OPERATION

  6. MOSFET CHARACTERISTICS 1.5mA ID 1.0mA vGS3 Linear, Ohmic, Triode ROP Saturation ROP vGS2 0.5mA vGS1 Cutoff ROP 0mA 0V 2V 4V 6V 8V 10V 12V vDS

  7. MOSFET BIASING • SELECTION OF GATE TO SOURCE VOLTAGE • PRODUCES DC DRAIN TO SOURCE VOLTAGE • PRODUCES DC DRAIN CURRENT • DEFINES REGION OF OPERATION

  8. DC LOAD LINE • INPUT DC BIAS EQUATION • OUTPUT DC BIAS EQUATION • LINEAR EQUATION WITH SLOPE DETERMINED BY EXTERNAL RESISTORS

  9. VDD ID ID RD RD + + VDS VDD VDS VGG + + - - VGS VGS VGG - - RS RS MOSFET BIAS CIRCUIT

  10. INPUT EQUATION • SETS OR SELECTS DC GATE TO SOURCE VOLTAGE • SETS OR SELECTS DC DRAIN CURRENT • CONSTRUCTED BY PERFORMING KVL ON INPUT PORTION OF THE CIRCUIT

  11. KVL INPUT EQUATION

  12. OUTPUT EQUATION • SELECTS OR SETS DC DRAIN TO SOURCE VOLTAGE • SELECTS OR SETS DC DRAIN CURRENT • CONSTRUCTED BY PERFORMING KVL ON OUTPUT PORTION OF THE CIRCUIT

  13. KVL OUTPUT EQUATION

  14. LOAD LINE EQUATION • USED TO SELECT BIAS PARAMETERS VGS, VDS, AND ID.

  15. ID 1.5mA vGS3 1.0mA Linear, Ohmic, Triode ROP Saturation ROP LOAD LINE vGS2 0.5mA vGS1 Cutoff ROP 0mA 0V 2V 4V 6V 8V 10V 12V vDS

  16. BIASING CIRCUITS • USED TO ESTABLISH - VGG (GATE VOLTAGE) - ID (DRAIN CURRENT) -VDS (DRAIN TO SOURCE VOLTAGE) • USES ONE OR TWO POWER SUPPLIES

  17. VDD ID RD RS VSS USING TWO POWER SUPPLIES + VDS -

  18. DESIRED BIAS CONDITIONS

  19. SELECTION OF RS

  20. SELECTION OF RD

  21. VDD IX ID IX ID R1 RD R1 RD + + VDD IG = 0 IG = 0 VDS VDS + + - + + - VGS VGS - - VGG R2 RS VGG R2 RS - - USING ONE POWER SUPPLY

  22. DEVELOPMENT OF GATE VOLTAGE

  23. INPUT AND OUTPUT EQUATIONS

  24. DESIRED BIAS CONDITIONS

  25. SELECTION OF R1 AND R2

  26. SELECTION OF RS AND RD

More Related