150 likes | 325 Views
Compact Architecture for High-Throughput Regular Expression Matching on FPGA. Authors: Yi-Hua E. Yang, Weirong Jiang and Viktor K. Prasanna Publisher: ACM/IEEE Symposium on Architectures for Networking and Communication Systems (ANCS' 08) Present : Chen-Rong Chang Date: March , 18, 2009.
E N D
Compact Architecture for High-Throughput Regular Expression Matching on FPGA Authors: Yi-Hua E. Yang, Weirong Jiang and Viktor K. Prasanna Publisher:ACM/IEEE Symposium on Architectures for Networking and Communication Systems (ANCS' 08) Present:Chen-Rong Chang Date:March, 18, 2009 Department of Computer Science and Information Engineering National Cheng Kung University, Taiwan R.O.C.
Outline • Basic Architecture on FPGA • From Regular Expression to NFA • From RE-NFA to HDL • Architectural Optimizations • Multi-Character Input Matching • Centralized Character Classification • Staging and Pipelining • Performance Comparison
From RE-NFA to HDL EX: Input=bcbc#
Architectural Optimizations • We apply three optimizations to improve our basic design: • (1) multi-character input matching • (2) centralized character classication • (3) staging and pipelining • While these concepts have been proposed in previous research the techniques used here are unique to our design and take advantage of the modularity of the proposed architecture.
Multi-Character Input Matching EX: Input1=bcbc# Input2=bca# #