1 / 6

IA32 Size Optimisation

Learn why and how the x86 design is optimized for size contra speed, with a focus on security aspects. Explore the CISC design, RISC architecture, and the benefits of smaller binaries.

jollie
Download Presentation

IA32 Size Optimisation

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. IA32 Size Optimisation ToDo x86 design Size contra speed Why? How? Security aspects

  2. x86 Design • The x86 processor architecture was developed by Intel in the 1970’s • First appeared in the 8086 processor in 1978 • Uses a CISC design • Has very few registers, compared to RISC processors, which exist with up to 32 general purpose registers • From around mid-1990, the core of the Intel processors use an RISC architecture, but still uses its x86 CISC command set which is translated

  3. Size Contra Speed • N/A

  4. Why? • Primary reason; to get smaller binaries!

  5. How? • <Shown>

  6. Security Aspects • Smaller footprint lessen the risk of detection • Polymorphism • Known limits

More Related