260 likes | 647 Views
EE 440 LOGIC CIRCUITS I Proteus Section. Experiment 5 “Labels and Sub-circuits: Application to 4-bit Parallel Adder” Prepared By: Güray GÜRKAN, Ph.D. Half/Full Adders. Full Adder Part. Half Adder Part. Full Adder Circuit: “1 bit”. Full Adder consists of 2 Half Adders and an OR Gate.
E N D
EE 440 LOGIC CIRCUITS I Proteus Section Experiment 5 “Labels and Sub-circuits:Application to 4-bit Parallel Adder” Prepared By: Güray GÜRKAN, Ph.D.
Half/Full Adders Full Adder Part Half Adder Part
Full Adder Circuit: “1 bit” Full Adder consists of 2 Half Adders and an OR Gate HALF ADDER HALF ADDER
Full Adder Circuit: “1 bit” X Full Adder S Y C Out C In
Previous Experiment: 4 bit Parallel Adder x0 x1 x3 PARALLELADDER X 4-bits s0 s1 s3 S 4-bits y0 y1 y3 Y4-bits
Previous Experiment: 4 bit Parallel Adder
Previous Experiment: 4 bit Parallel Adder * It is easier to draw circuit by using Full AdderBlocks X0 y0 S0 S1 S0 C1 HA FA X1 y1 S1 C2 FA S2 X2 y2 S2 C3 S3 C4=S4 FA x3 y3
Full Adder Block Now, build this circuit
Adding “Labels” These are Input and Output Labels How to place them?
Adding “Labels” Terminals
Adding “Labels” Input Output
Adding “Labels” X S Y C_Out C_In Terminal names: Edit Properties as shown
Adding “Subcircuit” Subcircuit MODE
Adding “Subcircuit” Draw a 9x9 Square
Adding “Subcircuit” Paste the circuit to empty sheet
Adding “Subcircuit” Delete the copied circuit What do we need now??? 3 InputsX, Y, C_In 2 OutputsS, C_Out
Adding “Subcircuit” Same as TERMINALS MODE
Adding “Subcircuit” INPUTS are on the left OUTPUTS are on the right Try to build PORTS as shown
TESTING the “Subcircuit” LOGICSTATEs LOGICPROBE (BIG)
FULL ADDER BLOCK is COMPLETED WHAT IS NEXT??
X0 y0 S0 S1 S0 C1 HA FA X1 y1 S1 C2 FA S2 X2 y2 S2 C3 S3 C4=S4 FA x3 y3