1 / 5

Focus 3: Cell

Focus 3: Cell. Sharon Sacco / MIT Lincoln Laboratory HPEC Workshop 19 September 2007.

keithk
Download Presentation

Focus 3: Cell

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Focus 3: Cell Sharon Sacco / MIT Lincoln Laboratory HPEC Workshop 19 September 2007 This work is sponsored by the Department of the Air Force under Air Force contract FA8721-050C-0002. Opinions, interpretations, conclusions and recommendations are those of the author and not necessarily endorse by the United States Government.

  2. Embedded Processor Evolution High Performance Embedded Processors i860 SHARC PowerPC PowerPC with AltiVec Cell (estimated) • 20 years of exponential growth in FLOPS / W • Requires switching architectures every ~5 years • Cell Processor is current high performance architecture 10000 GPU? Cell FPGA? 1000 MPC7447A MPC7410 MPC7400 100 MFLOPS / W SHARC 750 10 i860 XR 603e 1990 2000 2010 Year

  3. Cell Features Element Interconnect Bus • Synergistic Processing Element • 128 SIMD Registers, 128 bits wide • Dual issue instructions • 4 ring buses • Each ring 16 bytes wide • ½ processor speed • Max bandwidth 96 bytes / cycle (204.8 GB/s @ 3.2 GHz) • Local Store • 256 KB Flat memory • Memory Flow Controller • Built in DMA Engine Cell offers significant performance benefits over other programmable technologies (VMX) • Overall Performance • Peak FLOPS @ 3.2 GHz: 204.8 GFLOPS (single), 14.6 GFLOPS (double) • Processor to Memory bandwidth: 25.6 GB/s • Power usage: ~100 W (estimated) • Cell gives ~2 GFLOPS / W

  4. In This Session • FFTC: Fastest Fourier Transform for the IBM Cell Broadband Engine • Virat Agarwal, Georgia Institute of Technology • Implementation of SIGINT Application on Cell-BE • Richard Besler, Black River Systems Company • Performance of a Multicore Matrix Multiplication Library • Robert Cooper, Mercury Computer Systems

  5. Other Cell Related Talks Wednesday: • Session 4: Novel Applications • Projective Transform on Cell: A Case Study Thursday: • Session 5: Multicore Environments • High Performance Simulations of Electrochemical Models on the Cell Broadband Engine • Sourcery VSIPL++ for the Cell/B.E. • Programming Examples that Expose Efficiency Issues for the Cell Broadband Engine Architecture • PVTOL: A High-Level Signal Processing Library for Multicore Processors • Focus 5: Benchmarking • Exploring Multi-core Processors with Realistic Signal- and Image-processing Application Benchmarks • Poster / Demo C: Cell / GPU Technologies • Session 6: Awards Session • Implementation of Polar Format SAT Image Formation on the Cell Broadband Engine

More Related