60 likes | 280 Views
MESI Cache Coherency Protocal. Main Mem. C1. C2. S. b2. b2. b2. S. CPU. S. b4. b4. S. b4. MESI Cache Coherency Protocal. Main Mem. C1. C2. Write once. S. M. b2. b2’. b2. E. b2. S. b2’. CPU. S. b4. b4. b4. S. MESI Cache Coherency Protocal. Main Mem. C1. C2. S.
E N D
MESI Cache Coherency Protocal Main Mem. C1 C2 S b2 b2 b2 S CPU S b4 b4 S b4
MESI Cache Coherency Protocal Main Mem. C1 C2 Write once S M b2 b2’ b2 E b2 S b2’ CPU S b4 b4 b4 S
MESI Cache Coherency Protocal Main Mem. C1 C2 S M b2 b2’ b2 M b2’’ b2’ S CPU S b4 b4 b4 S
MESI Cache Coherency Protocal Main Mem. C1 C2 S M b2’’ b2 b2’ b2 M S M b2 b2’’ b2’’ b6 CPU S b4 b4 b4 S S b6 b6 When line 0 of C1 will be replaced by b6
MESI Cache Coherency Protocal Main Mem. C1 C2 S M b2 b2’ S b9 b2’’ b2’’ b2 M S M b2 b2’’ b2’’ b6 CPU S b4 b4 b4 S b9 S S b6 b6 b9 When line 1 of C2 will be replaced by b9
MESI Cache Coherency Protocal https://www.cs.tcd.ie/Jeremy.Jones/vivio/caches/MESI.htm