1 / 9

Implementation of Delta Frame Generator using LabVIEW FPGA Project Progress Presentation

Processor. Implementation of Delta Frame Generator using LabVIEW FPGA Project Progress Presentation. FPGA chip. Ethernet Cable. LabVIEW GUI. Host PC. NI 9605 board. Student: Anjan Mahat Supervisor: Dr. Fearghal Morghan Co-supervisor: Dr. Martin Glavin. Overview. Goals

kert
Download Presentation

Implementation of Delta Frame Generator using LabVIEW FPGA Project Progress Presentation

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Processor Implementation of Delta Frame Generator using LabVIEW FPGAProject Progress Presentation FPGA chip Ethernet Cable LabVIEW GUI Host PC NI 9605 board • Student:AnjanMahat • Supervisor: Dr. FearghalMorghan • Co-supervisor: Dr. Martin Glavin

  2. Overview • Goals • LabVIEWFPGA Background • Task completed • Future Work • Outstanding Issue

  3. Goals • Learn and implement LabVIEW with NI 9605 Board • Configure Board with LabVIEW • Implement simple program e.g blink LED, Counter • Implement delta frame generator project from EE427 • Implement ctrlRegBlk • Implement memCtrlr • Implement dspblk

  4. LabVIEW Background • Visual Programming Language produced by National Instruments • LabVIEW code/ program are called Virtual instruments (VIs) • LabVIEW VIs has two major components • Block diagram where you develop the code • Front panel for display and user interaction • To create a VIs graphical blocks are wired together • LabVIEW FPGA uses Xilinx tools to compile VIs • VIs can run on development computer before pointing to FPGA board

  5. Task completed • Investigated if Digilent Spartan 3e board was supported by LabVIEW – not supported • Commissioned NI 9605 FPGA board • Driver setup using NI Measurement & Automation Explorer(MAX) • Learned and applied LabVIEW With NI 9605 FPGA Module • Commissioned flashing LED – created tutorial document available in project website • Designed up-down counter

  6. Task completed Functional partition For 8 bit counter LabVIEW design for 8 bit counter

  7. Future Work 2.1 ctrlRegBlkdiagram 2.3 memCtrlrdiagram

  8. FutureWork2.3 dspBlkdiagram

  9. Outstanding issues • Understand how to implement asynchronous reset • How does the Ethernet work? • How to debug in LabVIEW?

More Related