110 likes | 229 Views
FYP PROJECT PRESENTATON. Alan Concannon 4ECE Supervisor: Dr Fearghal Morghan Co-Supervisor:John Maher. Presentation Overview. Project Description/Specification Current Progress Future Work. Project Specification(Original).
E N D
FYP PROJECT PRESENTATON Alan Concannon 4ECE Supervisor: Dr Fearghal Morghan Co-Supervisor:John Maher
Presentation Overview Project Description/Specification Current Progress Future Work
Project Specification(Original) Perform further development on an existing Digilent Spartan-3 FPGA based application Perform a range of DSP, image and data processing functions.
Project Specification(Updated) Export an existing Spartan 3 FPGA based application onto the Digilent Nexys Board Implement extra DSP functionality e.g. An FIR Filter
Current Work/Progress appliedVHDL course completed Reviewed Shane Agnew’s FYP Reviewed Antoin O’hAllmhurain’s FYP Downloaded counter program to Nexys board to prove functionality Nexys Board ready for CSR access Started implementing Nexys memory module in VHDL
Future Work Implement new RAM BFM and Memory controller Implement current project with Nexys board – Completely functional Design an FIR filter in VHDL and Implement in the Project