1 / 36

Lecture Overview

מבנה מחשבים Lecture 1 Course Introduction Yehuda Afek and Yossi Matias Slides from Randy H. Katz, and John Wawrzynek Berkeley. Lecture Overview. Introduction : Computer Architecture Administrative Matters Engineering: ממוליכים וחשמל ועד פעולות בינריות בסיסיות במחשב מתח חשמלי מוליכים

kroberta
Download Presentation

Lecture Overview

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. מבנה מחשביםLecture 1Course IntroductionYehuda Afek and Yossi MatiasSlides fromRandy H. Katz, and John Wawrzynek Berkeley

  2. Lecture Overview • Introduction : Computer Architecture • Administrative Matters • Engineering: • ממוליכים וחשמל ועד פעולות בינריות בסיסיות במחשב • מתח חשמלי • מוליכים • סיליקון: מוליך למחצה • טרנזיסטור • פעולות בינריות ברכיבים אלקטרוניים

  3. What is “Computer Architecture”? Computer Architecture = • Instruction Set Architecture + • Machine Organization + … • = הנדסה + ארכיטקטורה

  4. Computer Architecture’s Changing Definition • 1950s to 1960s Computer Architecture Course • Computer Arithmetic • 1970s to mid 1980s Computer Architecture Course • Instruction Set Design, especially ISA appropriate for compilers • 1990s Computer Architecture Course • Design of CPU, memory system, I/O system, Multi-processors, Networks • 2000s Computer Architecture Course: • Special purpose architectures, Functionally reconfigurable, Special considerations for low power/mobile processing

  5. The Instruction Set: a Critical Interface software instruction set hardware

  6. MIPS R3000 Instruction Set Architecture(Summary) Registers • Instruction Categories • Load/Store • Computational • Jump and Branch • Floating Point • coprocessor • Memory Management • Special R0 - R31 PC HI LO 3 Instruction Formats: all 32 bits wide OP rs rd sa funct rt OP rs rt immediate jump target OP Q: How many already familiar with MIPS ISA?

  7. ISA Level FUs & Interconnect Organization • Capabilities & performance characteristics of principal functional units • (e.g., Registers, ALU, Shifters, Logic Units, ...) • Ways in which these components are interconnected • Information flows between components • Logic and means by which suchinformation flow is controlled • Choreography of FUs to realize the ISA • Register Transfer Level (RTL) Description Logic Designer's View

  8. Control Datapath The Big Picture • Since 1946 all computers have had 5 components Processor Input Memory Output

  9. Example Organization • TI SuperSPARCtm TMS390Z50 in Sun SPARCstation20 MBus Module SuperSPARC Floating-point Unit L2 $ CC DRAM Controller Integer Unit MBus MBus control M-S Adapter L64852 Inst Cache Ref MMU Data Cache STDIO SBus serial kbd SCSI Store Buffer SBus DMA mouse Ethernet audio RTC Bus Interface SBus Cards Boot PROM Floppy

  10. What is “Computer Architecture”? Application • Coordination of many levels of abstraction • Under a rapidly changing set of forces • Design, Measurement, and Evaluation Operating System Compiler Firmware Instruction Set Architecture Instr. Set Proc. I/O system Datapath & Control Digital Design Circuit Design Layout

  11. Forces on Computer Architecture Technology Programming Languages Applications Computer Architecture Cleverness Operating Systems History

  12. Applications and Languages • CAD, CAM, CAE, . . . • Lotus, DOS, . . . • Multimedia, . . . • The Web, . . . • JAVA, . . . • The Net => ubiquitous computing • ???

  13. As reported in Microprocessor Report, Vol 13, No. 5: Emotion Engine: 6.2 GFLOPS, 75 million polygons per second Graphics Synthesizer: 2.4 Billion pixels per second Claim: Toy Story realism brought to games! Computers in the News: Sony Playstation 2000

  14. Arithmetic Single/multicycle Datapaths IFetch Dcd Exec Mem WB µProc 60%/yr. (2X/1.5yr) 1000 CPU IFetch Dcd Exec Mem WB “Moore’s Law” IFetch Dcd Exec Mem WB 100 Processor-Memory Performance Gap:(grows 50% / year) IFetch Dcd Exec Mem WB 10 Performance DRAM 9%/yr. (2X/10 yrs) DRAM 1 Pipelining 1980 1982 1984 1987 1988 1989 1990 1991 1993 1996 2000 1981 1983 1985 1986 1992 1994 1995 1997 1998 1999 I/O Time Memory Systems Where are We Going?? מבנה מחשבים 

  15. Course Content Computer Architecture and Engineering Instruction Set Design Computer Organization Interfaces Hardware Components Compiler/System View Logic Designer’s View ­“Building Architect” ­“Construction Engineer”

  16. Course Administration • Instructors: Yehuda Afek (afek@post.tau.ac.il) Yossi Matias (matias@post.tau.ac.il) • TAs: Alon Shekler (shekler@post.tau.ac.il) Dror Ironi (irony@post.tau.ac.il) • Mailing list: • Materials: http://www.cs.tau.ac.il/~afek/compstruc.html • Text: V. C. Hamacher, Z. G. Vranesic, S. G. Zaky Computer Organization.McGraw-Hill, 1982 Hennessy and Patterson, Computer Architecture, A Quant-itative Approach, 3rd Ed., 2003. (recommended as an advanced reference)

  17. Grading ציון: • מבחן סופי 80% • תרגילים 20% 8 תרגילים

  18. lw $15, 0($2) lw $16, 4($2) sw $16, 0($2) sw $15, 4($2) Levels of Representation temp = v[k]; v[k] = v[k+1]; v[k+1] = temp; High Level Language Program Compiler Assembly Language Program Assembler 0000 1001 1100 0110 1010 1111 0101 1000 1010 1111 0101 1000 0000 1001 1100 0110 1100 0110 1010 1111 0101 1000 0000 1001 0101 1000 0000 1001 1100 0110 1010 1111 Machine Language Program Machine Interpretation Control Signal Specification ALUOP[0:3] <= InstReg[9:11] & MASK ° °

  19. Instruction Fetch Instruction Decode Operand Fetch Execute Result Store Next Instruction Execution Cycle Obtain instruction from program storage Determine required actions and instruction size Locate and obtain operand data Compute result value or status Deposit results in storage for later use Determine successor instruction

  20. All have interfaces & organizations Um…. It’s the network stupid???! It’s All About Communication Pentium III Chipset Proc Caches Busses adapters Memory Controllers Disks Displays Keyboards I/O Devices: Networks

  21. SO • All computers consist of five components • Processor: (1) datapath and (2) control • (3) Memory • (4) Input devices and (5) Output devices • Not all “memory” are created equally • Cache: fast (expensive) memory are placed closer to the processor • Main memory: less expensive memory--we can have more • Interfaces are where the problems are - between functional units and between the computer and the outside world • Need to design against constraints of performance, power, area and cost

  22. Technology Trends Imply Dramatic Change • Processor • Logic capacity: about 30% per year • Clock rate: about 20% per year • Memory • DRAM capacity: about 60% per year (4x every 3 years) • Memory speed: about 10% per year • Cost per bit: improves about 25% per year • Disk • Capacity: about 60% per year • Total data use: 100% per 9 months! • Network Bandwidth • Bandwidth increasing more than 100% per year!

  23. Technology DRAM chip capacity Microprocessor Logic Density • In ~1985 the single-chip processor (32-bit) and the single-board computer emerged • workstations, personal computers, multiprocessors have been riding this wave since • In the 2002+ timeframe, these may well look like mainframes compared to single-chip computers (maybe 2 chips) DRAM Year Size 1980 64 Kb 1983 256 Kb 1986 1 Mb 1989 4 Mb 1992 16 Mb 1996 64 Mb 1999 256 Mb 2002 1 Gb

  24. Performance Trends Supercomputers Mainframes Minicomputers Log of Performance Microprocessors Y ear 1970 1975 1980 1985 1990 1995

More Related