1 / 5

Region 10 SSCS Chapters Meeting IEEE SSCS Kansai Chapter Activities

Region 10 SSCS Chapters Meeting IEEE SSCS Kansai Chapter Activities. Nov. 5 th 2008 Hideyuki Kabuo. IEEE SSCS Kansai Chapter Activities. ● Officers Chair: Seiji Yamaguchi (Panasonic) Vice Chair: Masahiko Yoshimoto (Kobe Univ.) Secretary: Tomohiro Fujita (Ritsumeikan Univ.)

lan
Download Presentation

Region 10 SSCS Chapters Meeting IEEE SSCS Kansai Chapter Activities

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Region 10 SSCS Chapters Meeting IEEE SSCS Kansai Chapter Activities Nov. 5th 2008 Hideyuki Kabuo

  2. IEEE SSCS Kansai Chapter Activities ●Officers Chair: Seiji Yamaguchi (Panasonic) Vice Chair: Masahiko Yoshimoto (Kobe Univ.) Secretary: Tomohiro Fujita (Ritsumeikan Univ.) Treasurer: Hideyuki Kabuo (Panasonic) ●No. of Members162 （end of 2007） ●　Summary of activities We are acting around a technological seminar, and providing high quality information on the new technologies demanded by the students and the young researchers, and tying to the member acquisition. We also positively support the held various societies and workshops, especially in the Kansai area. ●Web Address http://www.ieee.se.ritsumei.ac.jp/sscs/

  3. IEEE SSCS Kansai Chapter Activities (1)Sponsoring special technological seminar ・2007 Dec.11 Circuit design techniques for Advanced process era (41 attendees) ・2008 Jul.8 Special report on VLSI Circuits Symposium 2008 (46 attendees) ・2008 Dec.2 High Performance and Low Power Design (planning) (2)Supporting technological seminar ・2007 Oct.24-25 Japan-Taiwan Micro-Electronics International Symposium ・2007 Nov.19-21 11th System LSI Workshop ・2007 Dec.5-21 VDEC Refresh education “VLSI design training course” ・2008 Jan.7-11 VDEC Refresh education “VLSI design training course” ・2008 Jun.6-8 VDEC Designers Forum ・2008 Jul.31-Aug.2 ICD Summer School 2008 (3)Officer’s meeting ・2007 Dec.11 before technical seminar at Ritsumeikan Univ. Osaka Office ・2008 Jul.8 before technical seminar at Campus Plaza Kyoto ・2008 Dec.2 before technical seminar(planning) ・Ordinary officers are discussing and exchanging of opinions by e-mail.

  4. IEEE SSCS Kansai Chapter Activities Sponsoring special technical seminar 2007 Dec. Circuit design techniques for advanced process era In this seminar, we invited two speakers and had 70 min speech and 20 min Q&A for each. 41 people including 12 students attended and discussed with speakers. Dr. Shiroh Dousho (Panasonic), Analog circuits design for advanced process technology. Prof. Hiroyuki Yamauchi (Fukuoka Institute of Technology ), Memory circuits design for advanced process technology

  5. IEEE SSCS Kansai Chapter Activities Sponsoring special technical seminar 2008 Jul. Special Report on VLSI Circuits Symposium 2008 In this seminar, we invited eight speakers and had 25 min speech and Q&A for each. 46 people including 14 students attended and discussed with speakers. Dr. Kunio Uchiyama (Hitachi), Power-Efficient Heterogeneous Parallelism for Digital Convergence Dr. Hideyuki Kabuo (Matsushita), Dr. Koyo Nitta (NTT), An H.264/AVC High422 Profile and MPEG-2 422 Profile Encoder LSI for HDTV Broadcasting Infrastructures Dr. Takafumi Yamaji (Toshiba), A Direct Conversion Receiver Adopting Balanced Three-phase Analog System Dr. Koichi Nose (NEC), A 1.1V 35μm × 35μm Thermal Sensor With Supply Voltage Sensitivity Of 2oC/10%-Supply For Thermal Management On The SX-9 Supercomputer Dr. Ahmet Oncu (University of Tokyo), 19.2mW 2Gbps CMOS Pulse Receiver for 60GHz Wireless Communication Dr. Koji Nii (Renesas), A 45-nm Single-port and Dual-port SRAM Family with Robust Read/Write Stabilizing Circuitry under DVFS Environment

More Related