1 / 9

Preshower Front-End Electronics Status LHCb group, LPC Clermont

CALORIMETER MEETING – 13 th MARCH 2007. Preshower Front-End Electronics Status LHCb group, LPC Clermont. OUTLINE PRODUCTION TESTS PRESERIE I PGA ISSUES: ~SOLVED PRESERIE II (…). FROM BOARD PRODUCTION TO VALIDATION. preserie boards. prototype boards. PRODUCTION:

latham
Download Presentation

Preshower Front-End Electronics Status LHCb group, LPC Clermont

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. CALORIMETER MEETING – 13th MARCH 2007 Preshower Front-End Electronics Status LHCb group, LPC Clermont OUTLINE PRODUCTION TESTS PRESERIE I PGA ISSUES: ~SOLVED PRESERIE II (…)

  2. FROM BOARD PRODUCTION TO VALIDATION preserie boards prototype boards PRODUCTION: and PGA JTAG programming @Hitachi, Orléans 3 Hitachi JTAG TEST: 1/2 Most of the board I/Os data conversion, TTL levels, internal buses, pga pins TEST BENCH: All I/Os and PGA Algorithms on individual boards w/ external injection ( numeric & analogic data ) LPC FULL CRATE TEST: Individual test within full crate (14 boards) Full crate DAQ test w/ CROC FIFO 12 AGEING TEST: Hitachi LPC 2

  3. TEST BENCH PROCESSES MANAGING See also Monteil @ calorimeter comissioning / 14th February Output parsed to HTML Organize data / web browsable CAT Process Manager List of processes to be executed I2C, intraconnectivity, algorithms, phasers, I/Os

  4. STATUS OF TEST BENCH / PRESERIE I Index summary @ http://clrwww.in2p3.fr/lhcb/feb/prod Problems spotted in Preserie I Prototype Boards (2/2) RJ45 connector damaged ( 1/119) Preserie I ( 7/7 ) Soldering, ADC (1/28) clock not connected Delay chip damaged (1/21) TRIG-PGA: Running but JTAG ‘burnt’ (2/7) Hitachi JTAG Tests ? Preserie II ( 5*/8 ) None of those observed in Preserie II

  5. GENERAL PGA ISSUES / ALL BOARDS TRIG PGA: Bit Flip faillures monitored for each board Threshold:17-21 %,consistent w/ prototypes boards ( lhcb-2007-005 note ) SEQ PGA: No Rd_Cmd on L0: SEQ ‘knocked’ down by ‘L0 snap’ from CROC @ PRS-FEB power-up 40 MHz L0snap SOLVED: A particular sequence of RST systematically allows SEQ recovery ( n_rst followed by nfe_rst )

  6. DAQ ISSUES / ALL BOARDS SEQ PGA: DAQ: data of FE0 lost @ serialiser timing issues. SOLVED with new SEQ version Not seen before: strong dependency w/ board, crate, re-programming, … All in all, minor issues compared to Preserie II 5/8 boards failed @ production level …

  7. PRESERIE II: DAY 1 @ PRODUCTION: SEQ/GLUE PGA can not be programmed symptom: ‘TDO stucked to 1’ / confirmed w/ scope (-)80 (-)77 (-)76 (-)79 (-)78 (-)81 (-)75 (-)82 Serial: TRIG SEQ GLUE = OK 2.8 2.4 2.4 2.4 2.8 Thickness: (mm) = KO PCB too large, not produced @ Hitachi

  8. PRESERIE II: 1 WEEK LATER SEQ changed OK @ LPC ! ‘push’ on SEQ cut PCB (-)80 (-)77 (-)76 (-)81 (-)82 (-)78 (-)75 (-)79 Serial: TRIG SEQ GLUE VALID VALID VALID KO JTAG TEST KO JTAG TEST VALID VALID

  9. SUMMARY AND OUTLOOK • Heavy production systematic in Preserie II (due to PCB thickness ?) Problem setting responsibilities: Hitachi  PGAs are deficients LPC  systematic @ Hitachi production chain Programming of PGA foreseen / prior implantation on boards • 12+2 boards validated: A full Preshower crate can be equipped • Minor issues & PGA tuning ongoing Full Serie: Start of production expected ~March / 6 weeks duration Delivery each week of a batch of 16 boards / Qualification within ~ days feasible

More Related