220 likes | 385 Views
Detector DAQ Status. Jean-Sebastien Graulich, Geneva. Since CM16 Detector DAQ software Front End Electronics Schedule Milestones Summary. Since CM16. DAQ Software Training in CERN-ALICE group Completed We have been officially granted the right to use DATE
E N D
Detector DAQ Status Jean-Sebastien Graulich, Geneva • Since CM16 • Detector DAQ software • Front End Electronics • Schedule Milestones • Summary Jean-Sébastien Graulich
Since CM16 • DAQ Software Training in CERN-ALICE group Completed • We have been officially granted the right to use DATE • Test of Front End Electronics for TOF and EMCal • Decision to use CAEN V1724, 100 MHz, 14 bit flash ADC • Successful tests of the Shaper/Amplifier coupled to the flash ADC • Decision to use Lecroy 4415A Discriminators available in Geneva for TOF in Phase 1. • Start working on a technical design for the Particle Trigger Jean-Sébastien Graulich
DATE Vocabulary • LDC : Local Data Concentrator • The PC connected to the VME crate via the PC-VME Interface • GDC : Global Data Collector • Event Builder • Event • DATE Event = DAQ Event !!! It contains data for several Particle Events (~600) • Trigger Receiver • Input Register (with several inputs) receiving the signal informing the LDCs that something has happened, e.g the spill is finished and the data should be readout (= DAQ Trigger) • Event Type • Tag attached to the event depending on which trigger receiver‘s input has been used. Jean-Sébastien Graulich
DATE Readout Process • Two processes running in each LDC • The readout process waits for a trigger, reads out the front-end electronics, and fills a FIFO buffer with the sub-event data • The recorder process off-loads the FIFO and sends the sub-event data to one (or several) GDC over the network • Each LDC contains a set of Equipments • Equipment =~ 1 Vme board (in MICE) • Each equipment has its own set of routines for its initialization and readout. • Adding an equipment is done without recompiling all DATE • Equipment configuration data is saved in MYSQL database (but not archived) Jean-Sébastien Graulich
DATE Readout Algorithm • General algorithm for equipment readout: 5 user routines have to be implemented (XXX is the name of the equipment) • ArmHwXXX • Executed at the beginning of the Run • Allows initialization of the board • AsynchReadXXX • Executed constantly even when there is no trigger • Don’t use ! • EventArrivedXXX • Used only if the equipment needs to trigger the readout ( Trigger Receiver) • ReadEventXXX • That is the readout itself • DisArmHwXXX • Executed at the end of the Run Jean-Sébastien Graulich
DATE Data Format • The data sent by the equipment is just wrapped with a LDC header (+ a GDC header if used) • The data format in the payload is defined by the manufacturer of the equipment ! (we will stick to 32 bits words) • DATE Header format defined in a header file event.h This file contains all the information the offline codes needs to know about DATE Data from the equipment -> Jean-Sébastien Graulich
FEE Tests with cosmics • Testing the CAEN V1724, 14 bits, 100 MHz Flash ADC Test similar to the one presented at CM16 for the SIS3320 Improvement: each PMT now connected to a TDC a QDC and a FADC TDC Shaper QDC Discr. FADC Trigger Counter FADC Shaper QDC Discr. TDC Test done with TOF Scintillator bar and EMCal Pmts EMCal Twisted pair Cable => new shaper prototype Jean-Sébastien Graulich
Shaper Output Need for better tuning of baseline restorer Used for individual baseline evaluation Time (sample) The signal shape is still very well understood Jean-Sébastien Graulich
Charge and Time from FADC • The amplitude of the shaped signal is proportional to the original charge • Very simple algorithm => Save CPU for offline analysis • Comparing MAX with INTEGRAL allows simple detection of pile up • In case of pile up => Need more sophisticate algorithm Voltage (adc ch) Max ~ Q 30% Max 25 30 35 40 45 50 T_th Time (sample) Jean-Sébastien Graulich
Charge Resolution Double peak caused by 50 Hz structured noise on the base line (observed on the scope, also on the QDC line) Jean-Sébastien Graulich
Charge Resolution • Very good linearity • The few points off the line are • Out of QDC gate signal • Noise in the line • Pile up (rare) • Intrinsic Resolution of FADC = 1.8 QDC channels equivalent • Better than the QDC itself = 2.4 QDC channels Jean-Sébastien Graulich
Time Resolution • Looking at the Time difference between Left and Right Pmts • TDC is sensitive to Time Walk (and to the track angle) => Applying cuts on charge deposit in both PMTs makes the tail disappear Jean-Sébastien Graulich
Time Correlation 4 cm wide trigger counter Sigma = 490 ps Time Difference in FADC (ns) Sigma = 455 ps Slope = 1 Time Difference in TDC (ns) • Resolution for time measurement in FADC : 210 ps Starting from 10 ns Sampling Period ! Assuming 100 ps resolution for the TDC measurement (including residual time walk) Jean-Sébastien Graulich
Linearity • Trigger counter moved by + and - 10 cm • Peak shift: TDC not linear / FADC linear • Refraction Index: TDCn = 2.2 / FADCn = 1.41 • Sigma: Not constant / Constant • Time difference in TDC is sensitive to Time Walk • Moving the trigger detector changes the relative amplitudes in Left and Right PMTs Jean-Sébastien Graulich
Shaper design See Roumen’s talk • 2 stages vs 4 stages Same Charge resolution: The 4 stages has more noise But also more gain • Output is more symmetrical with 4 stages • Components can be adjusted to reduce the full width while keeping the rise time > 4 samples • The aim is to keep the width <= 450 ps so that we can record 10 samples before the signal (for the baseline measurement) and miss only one beam burst • It allows reducing the occupancy time => Reducing the level of segmentation in SW (less channels -> less $) Jean-Sébastien Graulich
PID FEE for Stage 1 • Summary Jean-Sébastien Graulich
FEE for Stage 1 • We have already 10 LS 4415A in hand • Ludovico has ordered 18 FADCs and 2 TDCs • Maurizio has ordered 1 TDC • Shaper production should start soon • We should be ready to start with EMCal(KL) / TOF0 / TOF1 / CKOV • For TOF2, we miss • 2 FADCs • 1 TDC (actually, only 12 channels) • For EMCal(SW), we miss even the number of channels… • The commercial agreement with CAEN is to buy 30 FADCs -> Min = 80 ch • Original EMCal Design: 240 channels in total -> Max = 200 ch Jean-Sébastien Graulich
Particle Trigger Technical Design • Work in Progress • The current plan is to use Lecroy Logic Unit 4516 (CAMAC) • 2 in hand, 3 needed (one per TOF station) • 9 available in CERN’s pool, (8 CHF/month, only reduced support) • VME – CAMAC interface available for programming the logic (trivial programming) • CAMAC crates available in Geneva • Time reference for the trigger is the Burst Gate • Present in all trigger condition -> Time reference won’t change (same offline cuts) • Discussion ongoing on the availability of the Burst Gate.. Jean-Sébastien Graulich
Dispatch Panel (in Hand) These 4 channels Going to another splitter
LEFT Pmts OR of 10 slabs UP and DOWN Pmts are not used for the trigger 2 by 2 coincidence RIGHT Pmts
Schedule Milestones • Complete Flash ADC analysis: Nov 2006 • Actually assed in beginning of December • BUT extended to test new shaper prototype with EMCal Pmts -> Feb 2007 • DAQ Test bench including Event builder: Feb 2007 • Delayed by ~ 1 month • Order Hardware for Stage 1: March 2007 • Critical item: Network Switches should be ordered at the end of March • Shaper production process will be launched • Event builder will be ordered in April • Move DDAQ system to RAL: July 2007 • Still reachable Jean-Sébastien Graulich
Summary • DATE software training Completed • FE Electronics for PID has converged to a valid solution achievable for Stage 1 • DAQ test bench is late • Particle Trigger technical design progressing • We still plan to install the DAQ system at RAL in July Jean-Sébastien Graulich