200 likes | 329 Views
General Electronics for Time projection chambers GET a Multi-Project for IRFU/SPhN, GANIL, GSI, Compostela, CENBG, NSCL/MSU, Darsebury, York. Emanuel Pollacco Liverpool ACTAR Dec 2008. Multi-Project & Multi-Laboratory. ACTAR Active Target Saclay & GANIL & Darsebury, Compostel, GSI, York …
E N D
General Electronics forTime projection chambersGETa Multi-ProjectforIRFU/SPhN, GANIL, GSI, Compostela, CENBG, NSCL/MSU, Darsebury, York Emanuel Pollacco Liverpool ACTAR Dec 2008
Multi-Project & Multi-Laboratory • ACTAR • Active Target • Saclay & GANIL & Darsebury, Compostel, GSI, York … • 2p - TPC • Particle decay • CENBG • AT-TPC • Fragmentation (p+,p-) & Active-Target - Magnet • MSU • R3B-TPC • Heavy projectile fragmentation – Magnet* • Saclay & R3B collaboration • SAMURAI-TPC • Fragmentation (p+,p-) - Magnet • Riken, Kyoto University, … Individually, the labs will not be able to build the instruments to perform the experiments- Costs/engineers Emanuel Pollacco Liverpool ACTAR Dec 2008
Multi-Project & Multi-Laboratory Physics Programs Nuclear Particle Spectroscopy Direct Reactions Resonant Reactions Decay Spallation Fragmentation FP6 – ACTAR program Physics – Yellow Book Detector Simulations Gases & Gas Amplification tests Electronic system studies Principle element of the project To design and build a prototype for general nuclear physics TPCs electronics. System will be an assessment standard for medium size and high throughput system for Nucl. Phys. Emanuel Pollacco Liverpool ACTAR Dec 2008
Multi-Project & Multi-Laboratory FP6 – ACTAR program Physics – Yellow Book Detector Simulations Gases & Gas Amplification tests Electronic system studies Principle element of the project To design and build a prototype for general nuclear physics TPCs electronics. System will be an assessment standard for medium size and high throughput system for Nucl. Phys. Emanuel Pollacco Liverpool ACTAR Dec 2008
Multi-Project & Multi-Laboratory Nucl. Phys. Based Medium Sized System Multiple Applications Modular/Scale-Free Very High Dynamic Range High through-put for low occupation events FP6 – ACTAR program Physics – Yellow Book Detector Simulations Gases & Gas Amplification tests Electronic system studies Principle element of the project To draw a detailed Conceptual Design, Build & Test a prototype for general nuclear physics TPCs electronics. System will be an assessment standard for medium size and high throughput system for Nucl. Phys. Emanuel Pollacco Liverpool ACTAR Dec 2008
Multi-Project & Multi-Laboratory FP6 – ACTAR program Physics – Yellow Book Detector Simulations Gases & Gas Amplification tests Electronic system studies Principle element of the project To draw a detailed Conceptual Design,Build & Test a prototype for general nuclear physics TPCs electronics. System will be an assessment standard for medium size and high throughput system for Nucl. Phys. Emanuel Pollacco
PA ZAP Measure Q(t), X, Y per Pad Sampling ADC gating grid anode wire • High S/N ratio • Low Threshold (p) • High Dynamic Range (U) • Resoln • Charge; Time; Position • Internal Trigger • Selective Readout • Zero Suppress • Base-Line Correction • Time Stamp • Automated Calibration e GET Beam Emanuel Pollacco Liverpool ACTAR Dec 2008
AsAd PA-72 PA-72 25Mhz -FADC – 12bits PA-72 ASIC PA-72 1.Gbit/s Max out 1.Gbit/s Max 288 Pads/PA 4.Gbit/s Max in PA ZAP- CoBo A Simple Architecture To Give Scale ‘Free’ Modular Portable - different labs Automated FPGA InBo ZAP PA Time-Stamp Zero Suppress Base-Line Corr Ordering FPGA PCI Express Event-Building ZAP- PA LVDS FPGA PA ZAP- Trigger Selective/ Calculated -Read out 4x2.Gbit/s Max in Emanuel Pollacco Liverpool ACTAR Dec 2008
ZAP-72 ZAP-72 PA-72 PA-72 AsAd AsAd ZAP-72 ZAP-72 PA-72 PA-72 25Mhz -FADC - 4 25Mhz -FADC - 4 ZAP-72 ZAP-72 PA-72 PA-72 ZAP-72 ZAP-72 PA-72 PA-72 ASIC ASIC ZAP-72 ZAP-72 PA-72 PA-72 AsAd AsAd ZAP-72 ZAP-72 PA-72 PA-72 25Mhz -FADC - 4 25Mhz -FADC - 4 ZAP-72 ZAP-72 PA-72 PA-72 ZAP-72 ZAP-72 PA-72 PA-72 ASIC ASIC 1152 6x105 PadsSamples PCI InBo Basic Architecture CoBo Optic FPGA FPGA GANIL/MSU MSU LVDS LVDS MUTANT BEN FPGA GANIL CENBG/CEA GANIL Emanuel Pollacco Liverpool ACTAR Dec 2008 CENBG/CEA
FPGA FPGA FPGA AsAd AsAd AsAd AsAd AsAd AsAd ZAP-72 ZAP-72 ZAP-72 ZAP-72 ZAP-72 ZAP-72 PA-72 PA-72 PA-72 PA-72 PA-72 PA-72 ZAP-72 ZAP-72 ZAP-72 ZAP-72 ZAP-72 ZAP-72 PA-72 PA-72 PA-72 PA-72 PA-72 PA-72 25Mhz -FADC - 4 25Mhz -FADC - 4 25Mhz -FADC - 4 25Mhz -FADC - 4 25Mhz -FADC - 4 25Mhz -FADC - 4 ZAP-72 ZAP-72 ZAP-72 ZAP-72 ZAP-72 ZAP-72 PA-72 PA-72 PA-72 PA-72 PA-72 PA-72 ZAP-72 ZAP-72 ZAP-72 ZAP-72 ZAP-72 ZAP-72 PA-72 PA-72 PA-72 PA-72 PA-72 PA-72 ASIC ASIC ASIC ASIC ASIC ASIC AsAd AsAd AsAd AsAd AsAd AsAd ZAP-72 ZAP-72 ZAP-72 ZAP-72 ZAP-72 ZAP-72 PA-72 PA-72 PA-72 PA-72 PA-72 PA-72 ZAP-72 ZAP-72 ZAP-72 ZAP-72 ZAP-72 ZAP-72 PA-72 PA-72 PA-72 PA-72 PA-72 PA-72 25Mhz -FADC - 4 25Mhz -FADC - 4 25Mhz -FADC - 4 25Mhz -FADC - 4 25Mhz -FADC - 4 25Mhz -FADC - 4 ZAP-72 ZAP-72 ZAP-72 ZAP-72 ZAP-72 ZAP-72 PA-72 PA-72 PA-72 PA-72 PA-72 PA-72 ZAP-72 ZAP-72 ZAP-72 ZAP-72 ZAP-72 ZAP-72 PA-72 PA-72 PA-72 PA-72 PA-72 PA-72 ASIC ASIC ASIC ASIC ASIC ASIC 3456 Pads PCI PCI Exp Intermediate Architecture FPGA BEN FPGA Trigger Emanuel Pollacco Liverpool ACTAR Dec 2008
14,000 Pads – 7x106 Samples – 150 watts Event Rates 1KHz FPGA FPGA FPGA FPGA FPGA PCI Exp FPGA Full Base Architecture FPGA FPGA FPGA FPGA FPGA FPGA FPGA FPGA BEN Other Sub-systems FPGA FPGA FPGA FPGA Trigger Ethernet IOLAN Emanuel Pollacco Liverpool ACTAR Dec 2008
ASIC for GET Based on the T2K Program
T2K HARP test set-up at CERN (oct 07) SEDI/IRFU 15 GeV/c p-Pb (# 20K events) FE electronics validated on 1728 channels
511 cells Generic Aspects via Slow Control Internal Trigger Calculated Read-Out Pattern Select External PA + Filter X 76 Disc Pattern/Trigger PA Memory Bank ADC Filter Adjustable Sample Size & Frequency ADC parameters PA + Filter 1) 72 +/- input 2) 16 shaping times 3) Adjustable gain/ch Slow Control Power Clock SPY Pulser
c509 c510 c0 ci-1 c1 ci+2 ci+1 ci-2 c. ci c509 c509 c510 c510 c0 c0 ci-1 ci-1 c1 c1 ci+2 ci+2 ci+1 ci+1 ci-2 ci-2 c. c. ci ci c509 c510 c0 ci-1 c1 ci+2 ci+1 ci-2 c. ci c509 c509 c510 c510 c0 c0 ci-1 ci-1 c1 c1 ci+2 ci+2 ci+1 ci+1 ci-2 ci-2 c. c. ci ci Circular memory Channels 72 Cells 511 Write freq: 1 to 100 MHz Precision: 12 bits Store: 2msec Read: 25 MHz FADC Precision: 12 bits Read: 128/256/ 511 5/ 10/ 20 µsec Read: 360/720/1440 µsec < All Total read Time: Read 36/ 72/ 144 µsec < 10% trigger Total read Time: 100 to 500µsec Channel 0 Channel 1 Channel n Channel 72
An Overview 2 NIM Crate(s) X9 PC X36 X4 X104 AsAd CoBo PA PA AGET ADC VX5 InBo PCI exp Memory PA PA X4 X4 VX4 PA Memory PA PA Clock Syn. External Trigger Pulser MUTANT BEM PA V & I PA PA Temp VX4 VX4 VX4 Fast Ethernet Slow Control
Trigger • A Trigger which gives the Multiplicity • Discriminators LE – adj dead time • Integrated at 20MHz pipe lined to Vertex 5 • Adjustable sliding time window – • ~ Drift Time = DT • Channel fired • ~ Drift Time = DT 4 0 8 0 9 0 N 0 11 DRIFT TIME Trigger
ToT 1:104 60% Improvement 1-200MHz 12 & 14 bits <5kHz
X5 to X40 in luminosity Very low EPI thresholds to 0.1 MeV E<ET ~ Efficiency 90% for low energy ET ejectile. Energy resoln < 50keV For Z=1 & 2, mass & charge resoln for <ET. Angular resoln = Nouvelle method Nouvelle discoveries! Instrument adoptable to a number of techniques Limited max. energy 4 MeV.A within the TPC. Coupling to MUST2 No Gamma coincidence E>ET ~ Efficiency 40% Complex Front End Electronics High data capture To develop data analysis techniques for Nucl. Phys Gains & Losses with an Active Target • Coupling MUST2 • &Physics prog.