1 / 5

LAr sLHC Electronics Meeting ________ Introduction

LAr sLHC Electronics Meeting ________ Introduction. Mauro Citterio INFN Milano. Present Situation (1 of 2). Towards a “new LAr electronics” No “readout architecture system integration” working group meetings in the last three months Bi-weekly phone meetings will restart from next Friday

limei
Download Presentation

LAr sLHC Electronics Meeting ________ Introduction

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. LAr sLHC Electronics Meeting________Introduction Mauro Citterio INFN Milano Tuesday,September, 22, 2009

  2. Present Situation (1 of 2) • Towards a “new LAr electronics” • No “readout architecture system integration” working group meetings in the last three months • Bi-weekly phone meetings will restart from next Friday • October 2nd – 15:00 Cern time • Focus: LoI draft preparation until mid October • Inviation to the meeting will be extended to LAr community • Progress has been made in various areas … some will be presented in this or other meetings • Front-end board (SiGe preamp and shaper, CMOS ADC) • HEC preamps + dedicated boards • Optical data Transmission (SOS LOC2 submission) • LVPS System • ROD/back end Tuesday,September, 22, 2009

  3. Present Situation (2 of 2) • Still to be discussed …. and needed for the LoI • Crate board composition (FEB + what other boards?) • Ctlr., Cfg. and Monitoring • Interface to TTC and to other subsystems • HV System (!!!) • Some assumptions are 100% corrects? Example: • What do we gain with an ALL DATA OUT scheme? • Does physics analysis really benefit from that? Tuesday,September, 22, 2009

  4. Few comments ..... (1 of 2) • Front-end electronics and back-end electronics is “naturally” progressing with its own synergy • Various institutions interested • Design and new ideas are under discussion • Some components exists or will exist soon, more tests will be possible • The design of the PS system is integral part of the front-end redesign • Not enough people and interest for this item • Some new people are getting involved • Optical link is crucial • SMU design is progressing well • We are also contacting CERN for the GBT design • A minimal LAr set of specifications is ready and is going to be presented to Philippe Farthoutto verify if a FUTURE generation of GBT could satisfy our needs • We did not explore yet the “commercial world” • Not enough manpower Tuesday,September, 22, 2009

  5. Few Comments …. (2 of 2) • ROD R&D • Significant amount of new ideas are being discussed • Boards/system start to exist • The ideas can be verified on the field • Many people will participate/connect to this system, inside and outside LAr ..... • Radiation tolerant policy • We are forced to “full custom” design of many components • What new radiation levels need to used for qualification • We need a FULL list of the electronics components and to which levels they need to be qualified • In the past some components were accepted knowing that will “malfunction” earlier than other … can/must we do better ? • ELMB was one of them • LVPS were also considered “weak” design spots because a “full box” test was not achievable Tuesday,September, 22, 2009

More Related