1 / 16

The Complete Solution for Cost-Effective PCI & CompactPCI Implementations

The Complete Solution for Cost-Effective PCI & CompactPCI Implementations. Agenda. Technology FPGAs Cores Methodology Xilinx PCI32 Design Kit Web-based configuration Roadmap. System gates available for user designs. Device. PQ208 HQ208. PQ240 HQ240. BG432. . . 15,000. XCS30.

lyneth
Download Presentation

The Complete Solution for Cost-Effective PCI & CompactPCI Implementations

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. The Complete Solutionfor Cost-Effective PCI & CompactPCI Implementations

  2. Agenda • Technology • FPGAs • Cores • Methodology • Xilinx PCI32 Design Kit • Web-based configuration • Roadmap

  3. Systemgates available for user designs Device PQ208 HQ208 PQ240 HQ240 BG432   15,000 XCS30   XCS40 25,000 XC4013XL XC4028XL     15,000 44,000 124,000 XC4062XL   LogiCORE PCI32 Support Industries Fastest FPGAs PCI Interface, FIFOs & User-Design in a Single FPGA

  4. PCI32 Interfaces • Fully V2.1 compliant • 32-bit, 33 MHz • Master and Slave • Zero wait-state • 132 MB/s sustained bandwidth • Using Smart-IP • Predictable • Pre-verified

  5. Full 132 Mbyte/s Sustained Burst Smart-IP Technology and Modular Core Architecture Proven core with predictable timing De-coupled FIFO and DMA for easy customization PCI FIFO(s) User Design Up to 124,000 System Gates PCI32M/S Interface Backend Interface DMA(s) Xilinx FPGA Best Flexibility - Best Performance

  6. $40 External FPGA15K Gates $30 XCS30-4 PQ208 Standard ChipPCI Master I/F Component cost 20K units $20 User Design15K Gates $10 PCI Master I/F Standard Chip • Single-chip • Flexible • <$20 • Multi-chip • Inflexible • >$35 The Result - Lowest Cost PCI

  7. Proof! When Management Graphics needed PCI performance, they chose Xilinx “With Xilinx PCI LogiCORE product, we were able to achieve a sustained bandwidth of 124 Mbyte per second in our EDOX Document Server. The high performance of the LogiCORE solution combined with the short time to market and flexibility of a programmable FPGA solution, made Xilinx the obvious choice.”Tony Clark, Principal Design Engineer, Management Graphics, Inc.

  8. Xilinx PCI32 Design Kit • LogiCORE PCI32 interfaces cores • Synthesizable Bridge Design Examples • PCI System Architectures Book • Reference drivers (Win95/98/NT) • Full featured driver development tool • $200 Voucher for unrestricted license • Hot PCI, Rapid Prototyping Board • Demo SW The Complete PCI Solution

  9. Mezzanine connectors for expansion boards Configuration Flash for default configurations 1 MB SRAM RAM Configuration Cache XCS40-4 PQ240LogiCORE PCI32 Developed by: Configuration Cash Manager (CCM) enables reconfiguration via PCI bus PCI Prototyping Board

  10. Driver Development Tools • Driver::Works and VtoolsD • Full-featured tools for development of Win 95/98/NT drivers • Runs with • Microsoft Visual C++ version 4.2+ • Microsoft NT DDK • Windows 98 DDK • Development license • Unrestricted license for production can be purchased from Vireo Developed and supported by:

  11. Reusable Bridge Designs • Bridges to a generic local bus • Exemplifies interface to static RAM or FIFOs • Include several reusable components • Doorbells • Mailboxes • General purpose registers • FIFO buffers

  12. Downloadable from Internet Three simple steps 1. Configure core on the web 2. Generate pre-verified design files 3. Download

  13. VHDL/Verilog Design Flow CORE Configuration Design Entry Design Verification Symbol User DesignHDL or Schematic Functional Simulation Sim.Model Synthesis User design only CORE Designzip or tar Timing Simulation Netlist Netlist Place & Route Netlist Constraints Design Implementation

  14. 64-bit, 33-66MHz 594 528 PCI64 462 396 330 Sustained Bandwidth [Mbyte/s] 264 32-bit, 33MHz 198 32-bit, 33MHz 132 PCI32 4K/Spartan 66 PCI32 V1.2 FirstGeneration SecondGeneration ThirdGeneration Roadmap

  15. Xilinx PCI - Mainstream Solution • Superior FPGA technology • best flexibility & integration • lowest cost • Most complete PCI solution • cuts design time • Internal PCI development • Xilinx knows PCI! More than 350 LogiCORE licensed to date

  16. Validation! Intel, the Driver of PCI, chose Xilinx “Fast development time and compliance to the 2.1 PCI specification are important”. An Intel proof-of-concept design incorporating the Xilinx LogiCORE PCI interface development kit is available as an application note at www.intel.com/design/intarch. - Mike Carboni, Technical Marketing Manager Embedded Microcomputer Division, Intel Corp.

More Related