1 / 8

HCC Derived Clocks

HCC Derived Clocks. Generated Clocks. The HCC generates two clocks from the ePLL 160 MHz clocks and the chip 40 MHz clock, used as a reference: An 80 MHz clock using a divide by 2 circuit that contains no loops and so is self clearing.

marcel
Download Presentation

HCC Derived Clocks

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. HCC Derived Clocks

  2. Generated Clocks The HCC generates two clocks from the ePLL 160 MHz clocks and the chip 40 MHz clock, used as a reference: An 80 MHz clock using a divide by 2 circuit that contains no loops and so is self clearing. A 40 MHz clock that should be less sensitive to perturbations in the GBT supplied clock. HCC Derived Clocks

  3. div2 Circuit Positive and Negative edges of 40 MHz clock produce pulses into second DFF. These are sampled at 160 MHz. Simulations show circuit working for most phases between 40 and 160 MHz clocks (~200 ps out of 6.25ns fail) and for 50/50, 25/75, 75/25 duty cycle on 40 MHz. HCC Derived Clocks

  4. div4 Circuit • Circuit samples reference 40 MHz clock at 160 MHz into a 4-bit shift register. • 40 MHz clock is generated by separate 4-bit shift register at 160 MHz • clk[3:0] <= {clk[2:0], ~clk[1]}; HCC Derived Clocks

  5. div4 Local Reset • Set by external reset • Set by 4 mismatches between reference and generated 40 MHz sampled shift registers • Loads reference 40 MHz shift register into generated 40 MHz shift register • Count of local resets made available in a register HCC Derived Clocks

  6. div4 simulation Extra pulse 3.25 ns phase 3.25 ns phase Error count Local Reset Pulse HCC Derived Clocks

  7. div4 Simulation (2) Long Pulse HCC Derived Clocks

  8. div4 To Do • Understand reasonable failure modes on 40 MHz from GBT • Simulate with ePll response included • Explore phasing between ref 40 MHz and 160 MHz • Are there failure modes of this approach? HCC Derived Clocks

More Related