1 / 13

A Hybrid Display Frame Buffer Architecture for Energy-Efficient Display Subsystem

A Hybrid Display Frame Buffer Architecture for Energy-Efficient Display Subsystem. Kyungtae Han, Alexander Min, Nithyananda Jeganathan, and Paul Diefenbaugh Intel. DRAM-Based display subsystem DRAM is used as a display frame buffer to transport display contents to display panel.

mariafreeman
Download Presentation

A Hybrid Display Frame Buffer Architecture for Energy-Efficient Display Subsystem

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. A Hybrid Display Frame Buffer Architecture for Energy-Efficient Display Subsystem Kyungtae Han, Alexander Min, Nithyananda Jeganathan, and Paul Diefenbaugh Intel

  2. DRAM-Based display subsystem DRAM is used as a display frame buffer to transport display contents to display panel. Power consumption of DRAM frame buffering is significant as the resolution of screen is growing (4K, 8K display). Status Quo

  3. Lots of static area in typical display contents Insights “# of Read >> # of Write” Read Dominance (Intensive) - Data reading from the display frame is much more frequent than the writing of new data onto the frame buffer *fps: Frame per Second (max: 60), SL: Scan-line, MB: Macro-block, P: Pixel in changed frame

  4. Energy efficient memory for data read – Phase Change Memory (PCM) Asymmetric power consumption in PCM High power required for changing its structure for write Insights - II PCM consumes less energy for data read than data write (Eread << Ewrite)

  5. Combined two types of memory as one frame buffer. DRAM for Dynamic Content PCM for Static Content Hybrid Display Frame Buffer Architecture Data flow in hybrid approach (PCM stores static contents and DRAM stores dynamic contents)

  6. Separate and combine contents accordingly. Content hint from OS-guide (e.g., X Window Damage Extension*) or HW (e.g., Pixel-by-Pixel comparison). Hybrid Display Frame Buffer Controller *Dynamic Image Detection Scheme (DIDS) shows only 1% overhead in CPU utilization

  7. Number of changed frame (f) A frame is decomposed as high active (d) and low active area. Display Content Model

  8. Memory energy model Write (x) and read (y) amount in frame buffer Frame Buffer Model

  9. Energy Comparison between DRAM and PCM Frame Buffer PCM DRAM

  10. Break-Even Between DRAM and PCM Frame Buffer DRAM is better PCM is better

  11. Energy Comparison Energy Comparison among DRAM-only, PCM-only and hybrid frame buffers Up-to 43% Energy Savings with Hybrid Frame Buffer

  12. PCM has a short lifetime expectation with at most 107 write per bit cell before failure. Large memory size and wear leveling can mitigate the short lifetime of Hybrid frame buffer. Lifetime Comparison Lifetime comparison map with wear leveling in 2GB memory (Pixel (P), Macroblock (MB), and Scaline (SL))

  13. Mobile display contents exhibit a read-dominant property. The Hybrid Frame Buffer takes full advantage of the read-dominant access pattern of display contents. The Hybrid Frame Buffer architecture reduces frame buffer energy consumption by up to 43%, compared to the conventional DRAM-only frame buffer. Conclusion

More Related