1 / 11

5.7GHz low-power variable-gain LNA in 0.18μm CMOS

5.7GHz low-power variable-gain LNA in 0.18μm CMOS. ELECTRONICS LETTERS 20th January 2005 Vol. 41 No. 2. 系所 : 積體電路設計研究所 學生 : 吳建善 學號 :94662003 指導教授 : 林志明 教授. 中華民國 95 年 5 月 16 日. Outline. Introduction Circuit design Experimental results Conclusion. Introduction( 一 ). Introduction( 二 ).

michon
Download Presentation

5.7GHz low-power variable-gain LNA in 0.18μm CMOS

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. 5.7GHz low-power variable-gain LNA in 0.18μm CMOS ELECTRONICS LETTERS 20th January 2005 Vol. 41 No. 2 系所:積體電路設計研究所 學生:吳建善 學號:94662003 指導教授:林志明 教授 中華民國95年5月16日

  2. Outline • Introduction • Circuit design • Experimental results • Conclusion

  3. Introduction(一)

  4. Introduction(二) • IEEE解散UWB工作小組,Wireless USB難有退路。 1.拖棚3年,依舊無解。(DS-UWB VS MB-OFDM) 2.2006年1月宣布解散,UWB的國際標準(IEEE 802.15.3a)制定正式 告終。 3.以MBOA提案為基礎的標準難以名正言順,眼前WiMEDIA、WUSB 若持續推行,就再也沒有IEEE標準可為號召。

  5. Introduction(三) • 結合UWB技術,Bluetooth向數位家庭前進。 1.Wi-Fi=>WLAN,Bluetooth=>WPAN,希望藉此舉動來攻WLAN。 2.兩種技術整合的好處在於屈時使用者可突破Bluetooth傳輸速率限 制(720Kbps),而來到UWB的水準。 3.如今,IEEE解散制定小組,Bluetooth SIG想採行IEEE定案標準的打 算也就失效,為了繼續推動UWB化=>MB-OFDM(2006/3/29)。 4.WUSB,W1394平順整合相通。 5.最大的敵人=>802.11n(MIMO)

  6. Introduction(四) • The fully integrated 5.7 GHz LNA exhibits 16.4 dB gain, 3.5 dB noise figure. • The LNA is designed for high gain with low power consumption and low supply voltage.

  7. Circuit Design(一) Cin2:M2的輸入電容 本圖出自於ELECTRONICS LETTERS 20th January 2005 Vol. 41 No. 2

  8. Circuit Design(二) 本圖出自於ELECTRONICS LETTERS 20th January 2005 Vol. 41 No. 2

  9. Experimental results 本圖出自於ELECTRONICS LETTERS 20th January 2005 Vol. 41 No. 2

  10. Conclusion 本表出自於ELECTRONICS LETTERS 20th January 2005 Vol. 41 No. 2

  11. Q&A Thank you

More Related